{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:34:25Z","timestamp":1758893665237,"version":"3.37.3"},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2019,1]]},"DOI":"10.1007\/s11265-018-1424-1","type":"journal-article","created":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T19:37:58Z","timestamp":1546371478000},"page":"61-73","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["ALMARVI Execution Platform: Heterogeneous Video Processing SoC Platform on FPGA"],"prefix":"10.1007","volume":"91","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8600-5299","authenticated-orcid":false,"given":"Joost","family":"Hoozemans","sequence":"first","affiliation":[]},{"given":"Jeroen","family":"van Straten","sequence":"additional","affiliation":[]},{"given":"Timo","family":"Viitanen","sequence":"additional","affiliation":[]},{"given":"Aleksi","family":"Tervo","sequence":"additional","affiliation":[]},{"given":"Jiri","family":"Kadlec","sequence":"additional","affiliation":[]},{"given":"Zaid","family":"Al-Ars","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,1,2]]},"reference":[{"key":"1424_CR1","doi-asserted-by":"crossref","unstructured":"Desmouliers, C., Aslan, S., Oruklu, E., Saniie, J., Vallina, F.M. (2010). HW\/SW co-design platform for image and video processing applications on Virtex-5 FPGA using PICO. In 2010 IEEE international conference on electro\/information technology (pp. 1\u20136).","DOI":"10.1109\/EIT.2010.5612173"},{"key":"1424_CR2","doi-asserted-by":"crossref","unstructured":"Hoozemans, J., Heij, R., van Straten, J., Al-Ars, Z. (April 2017). VLIW-based FPGA computational fabric with streaming memory hierarchy for medical imaging applications. In Proceedings of the 13th international symposium on applied reconfigurable computing (pp. 36\u201343). Delft.","DOI":"10.1007\/978-3-319-56258-2_4"},{"issue":"3","key":"1424_CR3","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/MCSE.2010.69","volume":"12","author":"JE Stone","year":"2010","unstructured":"Stone, J.E., Gohara, D., Shi, G. (2010). OpenCL: a parallel programming standard for heterogeneous computing systems. Computing in Science & Engineering, 12(3), 66\u201373.","journal-title":"Computing in Science & Engineering"},{"key":"1424_CR4","unstructured":"Corporaal, H. (1997). Microprocessor architectures: from VLIW to TTA."},{"key":"1424_CR5","unstructured":"J\u00e4\u00e4skel\u00e4inen, P., Guzma, V., Cilio, A., Pitk\u00e4nen, T., Takala, J. (2007). Codesign toolset for application-specific instruction-set processors. In Electronic imaging 2007 (pp. 65070X\u201365070X): International Society for Optics and Photonics."},{"key":"1424_CR6","unstructured":"Janssen, J., & Corporaal, H. (1995). Partitioned Register File for TTAs. In Proceedings of the 28th annual international symposium on microarchitecture, ser. MICRO 28. [Online]. Available: \n                    http:\/\/dl.acm.org\/citation.cfm?id=225160.225207\n                    \n                   (pp. 303\u2013312). Los Alamitos: IEEE Computer Society Press."},{"key":"1424_CR7","unstructured":"Wong, S., & Anjam, F. (2009). The Delft reconfigurable VLIW processor. In Proceedings of the 17th international conference on advanced computing and communications (pp. 244\u2013251). India."},{"key":"1424_CR8","unstructured":"Hoozemans, J., Wong, S., Al-Ars, Z. (2015). Using VLIW softcore processors for image processing applications. In Proceedings of the international conference on embedded computer systems: architectures, modeling, and simulation. Samos."},{"key":"1424_CR9","doi-asserted-by":"crossref","unstructured":"Hoozemans, J., van Straten, J., Al-Ars, Z., Wong, S. (2018). Evaluating auto-adaptation methods for fine-grained adaptable processors. In Proceedings of the 31st international conference on architecture of computing systems (pp. 255\u2013268). Braunschweig.","DOI":"10.1007\/978-3-319-77610-1_19"},{"key":"1424_CR10","doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., Eggers, S.J., Levy, H.M. (1995). Simultaneous multithreading: maximizing on-chip parallelism. In ACM SIGARCH computer architecture news (Vol. 23, No. 2, pp. 392\u2013403). ACM.","DOI":"10.1145\/225830.224449"},{"key":"1424_CR11","doi-asserted-by":"crossref","unstructured":"Putnam, A., Caulfield, A.M., Chung, E.S., Chiou, D., Constantinides, K., Demme, J., Esmaeilzadeh, H., Fowers, J., Gopal, G.P., Gray, J., et al. (2014). A reconfigurable fabric for accelerating large-scale datacenter services. In ACM\/IEEE 41st international symposium on computer architecture (ISCA) \n(pp. 13\u201324). IEEE.","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"1424_CR12","doi-asserted-by":"crossref","unstructured":"Wang, P., McAllister, J., Wu, Y. (2013). Soft-core stream processing on FPGA: an FFT case study. In 2013 IEEE international conference on acoustics, speech and signal processing (pp. 2756\u20132760).","DOI":"10.1109\/ICASSP.2013.6638158"},{"key":"1424_CR13","doi-asserted-by":"crossref","unstructured":"Bardak, B., Siddiqui, F.M., Kelly, C., Woods, R. (2014). Dataflow toolset for soft-core processors on FPGA for image processing applications. In 2014 48th Asilomar conference on signals, systems and computers (pp. 1445\u20131449).","DOI":"10.1109\/ACSSC.2014.7094701"},{"key":"1424_CR14","doi-asserted-by":"crossref","unstructured":"Russo, L. M., Pedrino, E.C., Kato, E., Roda, V.O. (2012). Image convolution processing: a GPU versus FPGA comparison. In 2012 VIII southern conference on programmable logic (pp. 1\u20136).","DOI":"10.1109\/SPL.2012.6211783"},{"key":"1424_CR15","doi-asserted-by":"crossref","unstructured":"Nowatzki, T., Gangadhan, V., Sankaralingam, K., Wright, G. (2016). Pushing the limits of accelerator efficiency while retaining programmability. In IEEE international symposium on high performance computer architecture (HPCA) (pp. 27\u201339). IEEE.","DOI":"10.1109\/HPCA.2016.7446051"},{"key":"1424_CR16","doi-asserted-by":"crossref","unstructured":"Gudis, E., Lu, P., Berends, D., Kaighn, K., Wal, G., Buchanan, G., Chai, S., Piacentino, M. (2013). An embedded vision services framework for heterogeneous accelerators. In Proceedings of the IEEE conference on computer vision and pattern recognition workshops (pp. 598\u2013603).","DOI":"10.1109\/CVPRW.2013.90"},{"key":"1424_CR17","doi-asserted-by":"crossref","unstructured":"Vasiljevic, J., Wittig, R., Schumacher, P., Fifield, J., Vallina, F.M., Styles, H., Chow, P. (2015). OpenCL library of stream memory components targeting FPGAs. In 2015 international conference on field programmable technology (FPT) (pp. 104\u2013111).","DOI":"10.1109\/FPT.2015.7393134"},{"key":"1424_CR18","doi-asserted-by":"crossref","unstructured":"Guidi, G., Reggiani, E., Tucci, L.D., Durelli, G., Blott, M., Santambrogio, M.D. (2016). On how to improve FPGA-based systems design productivity via SDAccel. In 2016 IEEE international parallel and distributed processing symposium workshops (IPDPSW) (pp. 247\u2013252).","DOI":"10.1109\/IPDPSW.2016.171"},{"key":"1424_CR19","doi-asserted-by":"crossref","unstructured":"Czajkowski, T.S., Aydonat, U., Denisenko, D., Freeman, J., Kinsner, M., Neto, D., Wong, J., Yiannacouras, P., Singh, D.P. (2012). From opencl to high-performance hardware on FPGAS. In 22nd international conference on field programmable logic and applications (FPL) (pp. 531\u2013534).","DOI":"10.1109\/FPL.2012.6339272"},{"key":"1424_CR20","doi-asserted-by":"crossref","unstructured":"Guzel, A.E., Levent, V.E., Tosun, M., \u00d6zkan, M.A., Akgun, T., B\u00fcy\u00fckaydin, D., Erbas, C., Ugurdag, H.F. (2016). Using high-level synthesis for rapid design of video processing pipes. In 2016 IEEE East-West design test symposium (EWDTS) (pp. 1\u20134).","DOI":"10.1109\/EWDTS.2016.7807644"},{"issue":"4","key":"1424_CR21","doi-asserted-by":"publisher","first-page":"22:1","DOI":"10.1145\/2815631","volume":"8","author":"M Jacobsen","year":"2015","unstructured":"Jacobsen, M., Richmond, D., Hogains, M., Kastner, R. (2015). RIFFA 2.1: a reusable integration framework for FPGA accelerators. ACM Transactions on Reconfigurable Technology and Systems, 8(4), 22:1\u201322:23. [Online]. Available: \n                    http:\/\/doi.acm.org\/10.1145\/2815631\n                    \n                  .","journal-title":"ACM Transactions on Reconfigurable Technology and Systems"},{"key":"1424_CR22","doi-asserted-by":"crossref","unstructured":"Rogers, P., & Fellow, A. (2013). Heterogeneous system architecture overview. In Hot Chips, Vol. 25.","DOI":"10.1109\/HOTCHIPS.2013.7478286"},{"issue":"5","key":"1424_CR23","doi-asserted-by":"publisher","first-page":"752","DOI":"10.1007\/s10766-014-0320-y","volume":"43","author":"P J\u00e4\u00e4skel\u00e4inen","year":"2015","unstructured":"J\u00e4\u00e4skel\u00e4inen, P., de La Lama, C.S., Schnetter, E., Raiskila, K., Takala, J., Berg, H. (2015). pocl: a performance-portable OpenCL implementation. International Journal of Parallel Programming, 43(5), 752\u2013785.","journal-title":"International Journal of Parallel Programming"},{"key":"1424_CR24","doi-asserted-by":"crossref","unstructured":"Viitanen, T., Kultala, H., J\u00e4\u00e4skel\u00e4inen, P., Takala, J. (2014). Heuristics for greedy transport triggered architecture interconnect exploration. In Proceedings of the 2014 international conference on compilers, architecture and synthesis for embedded systems (p. 2). ACM.","DOI":"10.1145\/2656106.2656123"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-018-1424-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-018-1424-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-018-1424-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T19:13:42Z","timestamp":1577906022000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-018-1424-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1]]},"references-count":24,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2019,1]]}},"alternative-id":["1424"],"URL":"https:\/\/doi.org\/10.1007\/s11265-018-1424-1","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2019,1]]},"assertion":[{"value":"3 April 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 November 2018","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 November 2018","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 January 2019","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}