{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,22]],"date-time":"2025-04-22T09:07:02Z","timestamp":1745312822980,"version":"3.37.3"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2019,5,21]],"date-time":"2019-05-21T00:00:00Z","timestamp":1558396800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,5,21]],"date-time":"2019-05-21T00:00:00Z","timestamp":1558396800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2020,2]]},"DOI":"10.1007\/s11265-019-01454-9","type":"journal-article","created":{"date-parts":[[2019,5,22]],"date-time":"2019-05-22T20:21:12Z","timestamp":1558556472000},"page":"153-171","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["A New HLS Allocation Algorithm for Efficient DSP Utilization in FPGAs"],"prefix":"10.1007","volume":"92","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4637-502X","authenticated-orcid":false,"given":"Sonia","family":"Mami","sequence":"first","affiliation":[]},{"given":"Younes","family":"Lahbib","sequence":"additional","affiliation":[]},{"given":"Abdelkader","family":"Mami","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,5,21]]},"reference":[{"key":"1454_CR1","doi-asserted-by":"crossref","unstructured":"Amiri, M., Siddiqui, F.M., Kelly, C., Woods, R., Rafferty, K., Bardak, B. (2017). FPGA-based soft-core processors for image processing applications. Journal of Sign Processing Systems.","DOI":"10.1007\/s11265-016-1185-7"},{"key":"1454_CR2","unstructured":"Spartan-6 FPGA DSP48A1 Slice User Guide, UG389 (v1.2), May 2014."},{"key":"1454_CR3","doi-asserted-by":"crossref","unstructured":"Ronak, B., & Fahmy, S.A. (2012). Evaluating the efficiency of DSP block synthesis inference from flow graphs. In Proceedings of international conference on field programmable logic and applications (FPL).","DOI":"10.1109\/FPL.2012.6339163"},{"key":"1454_CR4","doi-asserted-by":"crossref","unstructured":"Ronak, B., & Fahmy, S.A. (2014). Efficient mapping of mathematical expressions into DSP blocks. In 24th international conference on field programmable logic and applications (FPL) (pp. 1\u20134).","DOI":"10.1109\/FPL.2014.6927419"},{"key":"1454_CR5","doi-asserted-by":"crossref","unstructured":"Ronak, B., & Fahmy, S.A. (2016). Mapping for maximum performance on FPGA DSP blocks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 35.","DOI":"10.1109\/TCAD.2015.2474363"},{"key":"1454_CR6","doi-asserted-by":"crossref","unstructured":"Coussy, P., & Morawiec, A. (2009). An introduction to high-level synthesis. IEEE Design & Test of Computers.","DOI":"10.1109\/MDT.2009.69"},{"issue":"1","key":"1454_CR7","doi-asserted-by":"publisher","first-page":"130","DOI":"10.1109\/92.920828","volume":"9","author":"R Rinker","year":"2001","unstructured":"Rinker, R, & et al. (2001). An automated process for compiling dataflow graphs into reconfigurable hardware. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 9(1), 130\u2013139.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"1454_CR8","doi-asserted-by":"crossref","unstructured":"Necsulescu, P.I., & Groza, V. (2011). Automatic generation of VHDL hardware code from data flow graphs. In 6th IEEE International symposium on applied computational intelligence and informatics. Timisoara.","DOI":"10.1109\/SACI.2011.5873059"},{"key":"1454_CR9","doi-asserted-by":"crossref","unstructured":"Nane, R., Sima, V.-M., Pilato, C., Choi, J., Fort, B., Canis, A., Chen, Y., Hsiao, H., Brown, S., Ferrandi, F., Anderson, J., Bertels, K. (2016). A survey and evaluation of fpga high-level synthesis tools. Transactions on Computer-Aided Design of Integrated Circuits and Systems IEEE.","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"1454_CR10","unstructured":"Nane, R., Sima, V.-M., Olivier, B., Meeuws, R., Yankova, Y., Bertels, K. (2012). DWARV 2.0: a CoSy-based C-to-VHDL hardware compiler. In FPL (pp. 619\u2013622)."},{"key":"1454_CR11","doi-asserted-by":"crossref","unstructured":"Pilato, C., & Ferrandi, F. (2013). Bambu: a modular framework for the high level synthesis of memory-intensive applications. In FPL (pp. 1\u20134).","DOI":"10.1109\/FPL.2013.6645550"},{"key":"1454_CR12","doi-asserted-by":"crossref","unstructured":"Canis, A., Choi, J., Aldham, M., Zhang, V., Kammoona, A., Anderson, J.H., Brown, S., Czajkowski, T. (2011). LegUp: high-level synthesis for FPGA-based processor\/accelerator systems. In ACM FPGA (pp. 33\u201336).","DOI":"10.1145\/1950413.1950423"},{"key":"1454_CR13","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.sysarc.2017.03.001","volume":"75","author":"M Lattuada","year":"2017","unstructured":"Lattuada, M., & Ferrandi, F. (2017). Exploiting vectorization in high level synthsis of nested irregular loops. Journal of Systems Architecture, 75, 1\u201314.","journal-title":"Journal of Systems Architecture"},{"issue":"4","key":"1454_CR14","doi-asserted-by":"publisher","first-page":"655","DOI":"10.1109\/TCAD.2016.2597232","volume":"36","author":"Anirban Sengupta","year":"2017","unstructured":"Sengupta, A., Bhadauria, S., Mohanty, S.P. (2017). TL-HLS: methodology for low cost hardware trojan security aware scheduling with optimal loop unrolling factor during high level synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 36(4).","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"1454_CR15","unstructured":"Schafer, B.C. (2017). Enabling high-level synthesis resource sharing design space exploration in FPGAs through automatic internal bitwidth adjustments. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems."},{"key":"1454_CR16","unstructured":"Oshana, R. (2012). DSP for embedded and real-time systems. Elsevier."},{"key":"1454_CR17","unstructured":"Hammouda, M.B., Coussy, P., Lagadec, L. (2017). A unified design flow to automatically generate on-chip monitors during high-level synthesis of hardware accelarators. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 36(3)."},{"key":"1454_CR18","unstructured":"Mansouri, F., Huet, S., Fristot, V., Houzet, D. (2013). Task migration of DSP application specified with a DFG and implemented with the BSP computing model on a CPU-GPU cluster. In Conference on design and architectures for signal and image processing (DASIP)."},{"key":"1454_CR19","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-84882-981-7","volume-title":"Graphs and matrices","author":"RB Bapat","year":"2010","unstructured":"Bapat, R.B. (2010). Graphs and matrices. London: Springer."},{"key":"1454_CR20","unstructured":"Graph-tool, Quick start using graph-tool. [ONLINE] Available at: \nhttps:\/\/graph-tool.skewed.de\/\n\n. [Accessed 21 May 2017]."},{"key":"1454_CR21","unstructured":"Lee, C., Potkonjak, M., Mangione-Smith, W.H. (1997). MediaBench: a tool for evaluating and synthesizing multimedia and communications systems. In Proc. 30th annual international symposium on microarchitecture (pp. 330\u2013335)."},{"key":"1454_CR22","unstructured":"Vivado design suite user guide high-level synthesis, UG902 (v2015.4). November 2015."},{"key":"1454_CR23","unstructured":"Arria 10 Native Floating-Point DSP IP Core User Guide, UG20028 (v2015.4) May 2016."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-019-01454-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-019-01454-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-019-01454-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,19]],"date-time":"2020-05-19T23:31:01Z","timestamp":1589931061000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-019-01454-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5,21]]},"references-count":23,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2020,2]]}},"alternative-id":["1454"],"URL":"https:\/\/doi.org\/10.1007\/s11265-019-01454-9","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2019,5,21]]},"assertion":[{"value":"5 June 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 October 2018","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 May 2019","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 May 2019","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}