{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,20]],"date-time":"2024-07-20T22:14:20Z","timestamp":1721513660890},"reference-count":17,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2019,8,7]],"date-time":"2019-08-07T00:00:00Z","timestamp":1565136000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,8,7]],"date-time":"2019-08-07T00:00:00Z","timestamp":1565136000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1007\/s11265-019-01462-9","type":"journal-article","created":{"date-parts":[[2019,8,7]],"date-time":"2019-08-07T12:02:40Z","timestamp":1565179360000},"page":"1187-1196","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["SDMPSoC: Software-Defined MPSoC for FPGAs"],"prefix":"10.1007","volume":"92","author":[{"given":"Jens","family":"Rettkowski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diana","family":"G\u00f6hringer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,8,7]]},"reference":[{"key":"1462_CR1","unstructured":"Nouri, S., Hussain, W., Nurmi, J. (2015). Implementation of IEEE-802.11a\/g receiver blocks on a coarse-grained reconfigurable array. 2015 Conference on design and architectures for signal and image processing (DASIP), Krakow, pp. 1\u20138."},{"issue":"10","key":"1462_CR2","doi-asserted-by":"publisher","first-page":"2993","DOI":"10.1109\/TPDS.2017.2701828","volume":"28","author":"C Wang","year":"2017","unstructured":"Wang, C., Li, X., Chen, Y., Zhang, Y., Diessel, O., Zhou, X. (2017). Service-Oriented Architecture on FPGA-Based MPSoC. IEEE Transactions on Parallel and Distributed Systems, 28(10), 2993\u20133006.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"1462_CR3","unstructured":"Rettkowski, J., & G\u00f6hringer, D. (2018). High-Level Synthesis of Software-defined MPSoCs 2018. In: Proc of the 14th international symposium on reconfigurable computing architectures, tools and applications (ARC), Santorini, Greece."},{"key":"1462_CR4","doi-asserted-by":"crossref","unstructured":"W\u00e4chter, E.W., Lucas, C., Carara amd, E.A., Moraes, F.G. (2012). An open-source framework for heterogeneous MPSoC generation. 2012 VIII Southern conference on programmable logic, Bento Goncalves, pp. 1\u20136.","DOI":"10.1109\/SPL.2012.6211767"},{"key":"1462_CR5","doi-asserted-by":"crossref","unstructured":"Pilato, C., & Ferrandi, F. (2013). Bambu: A modular framework for the high level synthesis of memory-intensive applications. 2013 23rd international conference on field programmable logic and applications, Porto, pp. 1\u20134.","DOI":"10.1109\/FPL.2013.6645550"},{"key":"1462_CR6","unstructured":"Xilinx. (2017). Vivado design suite user guide \u2013 high level synthesis. UG902 (v2017.1), \nwww.xilinx.com\n\n."},{"key":"1462_CR7","doi-asserted-by":"crossref","unstructured":"Canis, A., Choi, J., Fort, B., Syrowik, B., Lian, R.L., Chen, Y.T., Hsiao, H., Goeders, J., Brown, S., Anderson, J.H. (2016). LegUp high-level synthesis. Chapter in FPGAs for Software Engineers, Springer.","DOI":"10.1007\/978-3-319-26408-0_10"},{"key":"1462_CR8","unstructured":"Mori, J.Y., Werner, A., Fricke, F., H\u00fcbner, M. (2017). A rapid prototyping method to reduce the design time in commercial high-level synthesis tools. UG902 (v2017.1), \nwww.xilinx.com\n\n."},{"key":"1462_CR9","unstructured":"Xilinx. (2017). SDSoC Development Environment - User Guide. UG1027 (v2017.1), \nwww.xilinx.com\n\n."},{"key":"1462_CR10","doi-asserted-by":"crossref","unstructured":"Bezati, E., Casale-Brunet, S., Mattavelli, M., Janneck, J.W. (2016). High-level synthesis of dynamic dataflow programs on heterogeneous MPSoC platforms. 2016 International conference on embedded computer systems: Architectures, modeling and simulation (SAMOS), pp. 227\u2013234.","DOI":"10.1109\/SAMOS.2016.7818352"},{"key":"1462_CR11","unstructured":"Xilinx. (2017). Zynq-7000 all programmable SoC \u2013 technical reference manual. UG585 (v1.11), \nwww.xilinx.com\n\n."},{"key":"1462_CR12","unstructured":"Xilinx. (2017). Zynq Ultrascale+ MPSoC \u2013 Technical reference manual. UG1085 (v1.5), \nwww.xilinx.com\n\n."},{"key":"1462_CR13","doi-asserted-by":"crossref","unstructured":"Suneeta, R. (2017). RamSagar Srinivasan SoC implementation of three phase BLDC motor using Microblaze soft IP core. 2017 International conference on computer, communications and electronics (Comptelix), Jaipur, pp. 360\u2013364.","DOI":"10.1109\/COMPTELIX.2017.8003994"},{"key":"1462_CR14","doi-asserted-by":"crossref","unstructured":"Farhat, W., Faiedh, H., Souani, C., Besbes, K. (2015). Embedded system for road sign detection using MicroBlaze. 2015 IEEE 12th International Multi-Conference on Systems, Signals & Devices (SSD15), Mahdia, pp. 1\u20135.","DOI":"10.1109\/SSD.2015.7348103"},{"key":"1462_CR15","doi-asserted-by":"crossref","unstructured":"Khanzadi, H., Savaria, Y., David, J.P. (2017). A data driven CGRA Overlay Architecture with embedded processors. 2017 15th IEEE international new circuits and systems conference (NEWCAS), Strasbourg, pp. 269\u2013272.","DOI":"10.1109\/NEWCAS.2017.8010157"},{"key":"1462_CR16","doi-asserted-by":"crossref","unstructured":"Rettkowski, J., & G\u00f6hringer, D. (2017). Application-specific processing using high-level synthesis for networks-on-chip. 2017 International conference on reconfigurable computing and FPGAs (ReConFig), Cancun.","DOI":"10.1109\/RECONFIG.2017.8279777"},{"key":"1462_CR17","unstructured":"Peh, L., & Dally, W.J. (2000). Flit-reservation flow control. Proceedings 6th international symposium on high-performance computer architecture. HPCA-6 (Cat. No.PR00550), Touluse, pp. 73\u201384."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-019-01462-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-019-01462-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-019-01462-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,9,5]],"date-time":"2020-09-05T08:13:30Z","timestamp":1599293610000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-019-01462-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8,7]]},"references-count":17,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2020,10]]}},"alternative-id":["1462"],"URL":"https:\/\/doi.org\/10.1007\/s11265-019-01462-9","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,8,7]]},"assertion":[{"value":"10 October 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 March 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 June 2019","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 August 2019","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}