{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,13]],"date-time":"2025-06-13T07:08:57Z","timestamp":1749798537431,"version":"3.37.3"},"reference-count":45,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2019,9,7]],"date-time":"2019-09-07T00:00:00Z","timestamp":1567814400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,9,7]],"date-time":"2019-09-07T00:00:00Z","timestamp":1567814400000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1007\/s11265-019-01476-3","type":"journal-article","created":{"date-parts":[[2019,9,7]],"date-time":"2019-09-07T05:55:03Z","timestamp":1567835703000},"page":"345-355","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Fault-Tolerant Mesh-Based NoC with Router-Level Redundancy"],"prefix":"10.1007","volume":"92","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4107-7787","authenticated-orcid":false,"given":"Yung-Chang","family":"Chang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cihun-Siyong Alex","family":"Gong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ching-Te","family":"Chiu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,9,7]]},"reference":[{"issue":"2","key":"1476_CR1","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/MM.2016.25","volume":"36","author":"A Sodani","year":"2016","unstructured":"Sodani, A., Gramunt, R., Corbal, J., Kim, H.-S., Vinod, K., Chinthamani, S., Hutsell, S., Agarwal, R., Liu, Y.-C. (2016). Knights landing: Second-generation intel xeon phi product. IEEE Micro, 36 (2), 34\u201346.","journal-title":"IEEE Micro"},{"issue":"2","key":"1476_CR2","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1109\/MM.2018.022071133","volume":"38","author":"S Davidson","year":"2018","unstructured":"Davidson, S., Xie, S., Torng, C., Al-Hawai, K., Rovinski, A., Ajayi, T., Vega, L., Zhao, C., Zhao, R., Dai, S., Amarnath, A., Veluri, B., Gao, P., Rao, A., Liu, G., Gupta, R.K., Zhang, Z., Dreslinski, R., Batten, C., Taylor, M.B. (2018). The celerity open-source 511-Core RISC-V tiered accelerator fabric: fast architectures and design methodologies for fast chips. IEEE Micro, 38(2), 30\u201341.","journal-title":"IEEE Micro"},{"key":"1476_CR3","unstructured":"Chen, Y.-H., Yang, T.-J., Emer, J., Sze, V. (2018). Eyeriss v2: a flexible accelerator for emerging deep neural networks on mobile devices. arXiv:\n1807.07928\n\n."},{"issue":"10","key":"1476_CR4","doi-asserted-by":"publisher","first-page":"1537","DOI":"10.1109\/TCAD.2015.2474396","volume":"34","author":"F Akopyan","year":"2015","unstructured":"Akopyan, F., Sawada, J., Cassidy, A., Alvarez-Icaza, R., Arthur, J., Merolla, P., Imam, N., Nakamura, Y., Datta, P., Nam, G.-J., et al. (2015). Truenorth: Design and tool flow of a 65 mw 1 million neuron programmable neurosynaptic chip. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 34(10), 1537\u20131557.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"1","key":"1476_CR5","doi-asserted-by":"publisher","first-page":"1","DOI":"10.2200\/S00209ED1V01Y200907CAC008","volume":"4","author":"NE Jerger","year":"2009","unstructured":"Jerger, N.E., & Peh, L.-S. (2009). On-chip networks. Synthesis Lectures on Computer Architecture, 4(1), 1\u2013141.","journal-title":"Synthesis Lectures on Computer Architecture"},{"key":"1476_CR6","doi-asserted-by":"crossref","unstructured":"Gaur, M.S., Laxmi, V., Zwolinski, M., Kumar, M., Gupta, N., Ashish. (2015). Network-on-chip: Current issues and challenges. In 2015 19th international symposium on VLSI design and test (pp. 1\u20133).","DOI":"10.1109\/ISVDAT.2015.7208160"},{"key":"1476_CR7","doi-asserted-by":"crossref","unstructured":"Ansari, A.Q., Ansari, M.R., Khan, M.A. (2015). Performance evaluation of various parameters of Network-on-Chip (NoC) for different topologies. In 2015 annual IEEE India conference (INDICON) (pp. 1\u20134).","DOI":"10.1109\/INDICON.2015.7443762"},{"key":"1476_CR8","doi-asserted-by":"crossref","unstructured":"Wang, Z., Liu, W., Xu, J., Li, B., Iyer, R., Illikkal, R., Wu, X., Mow, W.H., Ye, W. (2014). A case study on the communication and computation behaviors of real applications in NoC-based MPSoCs. In 2014 IEEE computer society annual symposium on VLSI (pp. 480\u2013485).","DOI":"10.1109\/ISVLSI.2014.36"},{"issue":"6","key":"1476_CR9","doi-asserted-by":"publisher","first-page":"1446","DOI":"10.1109\/TC.2012.295","volume":"63","author":"Z Wang","year":"2014","unstructured":"Wang, Z., Xu, J., Wu, X., Ye, Y., Zhang, W., Nikdast, M., Wang, X., Wang, Z. (2014). Floorplan optimization of fat-tree-based networks-on-chip for chip multiprocessors. IEEE Transactions on Computers, 63(6), 1446\u20131459.","journal-title":"IEEE Transactions on Computers"},{"key":"1476_CR10","unstructured":"Loucif, S. (2013). Performance evaluation of hierarchical-torus NoC. In 2013 27th international conference on advanced information networking and applications workshops (pp. 837\u2013842): IEEE."},{"key":"1476_CR11","unstructured":"El-Moursy, M.A., Korzec, D., Ismail, M., et al. (2009). High throughput architecture for OCTAGON network on chip. In 2009 16th IEEE international conference on electronics, circuits and systems-(ICECS 2009) (pp. 101\u2013104): IEEE."},{"key":"1476_CR12","unstructured":"Du, Z., Fasthuber, R., Chen, T., Ienne, P., Li, L., Luo, T., Feng, X., Chen, Y., Temam, O. (2015). ShiDianNao: Shifting vision processing closer to the sensor. In ACM SIGARCH computer architecture news, (Vol. 43 pp. 92\u2013104): ACM."},{"issue":"4","key":"1476_CR13","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1109\/MM.2003.1225959","volume":"23","author":"C Constantinescu","year":"2003","unstructured":"Constantinescu, C. (2003). Trends and challenges in VLSI circuit reliability. Micro, IEEE, 23(4), 14\u201319.","journal-title":"Micro, IEEE"},{"issue":"4","key":"1476_CR14","doi-asserted-by":"publisher","first-page":"537","DOI":"10.1109\/TDSC.2010.26","volume":"8","author":"I Polian","year":"2011","unstructured":"Polian, I., Hayes, J.P., Reddy, S.M., Becker, B. (2011). Modeling and mitigating transient errors in logic circuits. IEEE Transactions on Dependable and Secure Computing, 8(4), 537\u2013 547.","journal-title":"IEEE Transactions on Dependable and Secure Computing"},{"key":"1476_CR15","doi-asserted-by":"crossref","unstructured":"Braga, M., Cota, E., Kastensmidt, F.L., Lubaszewski, M. (2010). Efficiently using data splitting and retransmission to tolerate faults in networks-onchip interconnects. In Proceedings of 2010 IEEE international symposium on circuits and systems (ISCAS) (pp. 4101\u20134104).","DOI":"10.1109\/ISCAS.2010.5537611"},{"issue":"2","key":"1476_CR16","doi-asserted-by":"publisher","first-page":"107","DOI":"10.1109\/LCA.2014.2360686","volume":"14","author":"P Poluri","year":"2014","unstructured":"Poluri, P., & Louri, A. (2014). A soft error tolerant network-on-chip router pipeline for multi-core systems. IEEE Computer Architecture Letters, 14(2), 107\u2013110.","journal-title":"IEEE Computer Architecture Letters"},{"key":"1476_CR17","doi-asserted-by":"crossref","unstructured":"Yu, Q., Zhang, M., Ampadu, P. (2011). Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration. Pittsburgh, Pennsylvania, 105\u2013112.","DOI":"10.1145\/1999946.1999964"},{"key":"1476_CR18","unstructured":"Chen, X., Lu, Z., Lei, Y., Wang, Y., Chen, S. (2016). Multi-bit transient fault control for NoC links using 2D fault coding method. In 2016 tenth IEEE\/ACM international symposium on Networks-on-Chip (NOCS) (pp. 1\u20138): IEEE."},{"key":"1476_CR19","unstructured":"Chang, Y.-C., Chiu, C.-T., Lin, S.-Y., Liu, C.-K. (2011). On the design and analysis of fault tolerant NoC architecture using spare routers. In Proceedings of the 16th Asia and South Pacific design automation conference (pp. 431\u2013436): IEEE Press."},{"issue":"4","key":"1476_CR20","doi-asserted-by":"publisher","first-page":"538","DOI":"10.1109\/TETC.2016.2597799","volume":"6","author":"C Li","year":"2016","unstructured":"Li, C., Yang, M., Ampadu, P. (2016). An energy-efficient noc router with adaptive fault-tolerance using channel slicing and on-demand tmr. IEEE Transactions on Emerging Topics in Computing, 6(4), 538\u2013550.","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"1476_CR21","doi-asserted-by":"crossref","unstructured":"Constantinides, K., Plaza, S., Blome, J., Bin, Z., Bertacco, V., Mahlke, S., Austin, T., Orshansky, M. (2006). BulletProof: a defect-tolerant CMP switch architecture. In The twelfth international symposium on high-performance computer architecture, 2006 (pp. 5\u201316).","DOI":"10.1109\/HPCA.2006.1598108"},{"key":"1476_CR22","unstructured":"Xie, L., Mei, K., Li, Y. (2013). Repair: a reliable partial-redundancybased router in NoC. In 2013 IEEE eighth international conference on networking, architecture and storage (pp. 173\u2013177): IEEE."},{"key":"1476_CR23","doi-asserted-by":"crossref","unstructured":"Fick, D., DeOrio, A., Jin, H., Bertacco, V., Blaauw, D., Sylvester, D. (2009). Vicis: a reliable network for unreliable silicon. In Design automation conference, 2009. DAC \u201909. 46th ACM\/IEEE (pp. 812\u2013817).","DOI":"10.1145\/1629911.1630119"},{"key":"1476_CR24","unstructured":"Sung-Jui, P., & Kwang-Ting, C. (2007). A framework for system reliability analysis considering both system error tolerance and component test quality. In Design, automation & test in europe conference & exhibition, 2007. DATE \u201907 (pp. 1\u20136)."},{"issue":"4","key":"1476_CR25","doi-asserted-by":"publisher","first-page":"527","DOI":"10.1109\/TVLSI.2009.2013711","volume":"18","author":"T Lehtonen","year":"2010","unstructured":"Lehtonen, T., Wolpert, D., Liljeberg, P., Plosila, J., Ampadu, P. (2010). Self-adaptive system for addressing permanent errors in on-chip interconnects. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 18(4), 527\u2013540.","journal-title":"Very Large Scale Integration (VLSI) Systems, IEEE Transactions on"},{"key":"1476_CR26","doi-asserted-by":"crossref","unstructured":"Kia, H.S., & Ababei, C. (2011). Improving fault tolerance of Network-on-Chip links via minimal redundancy and reconfiguration. In 2011 international conference on reconfigurable computing and FPGAs (ReConFig) (pp. 363\u2013368).","DOI":"10.1109\/ReConFig.2011.52"},{"key":"1476_CR27","unstructured":"Chatterjee, N., Chattopadhyay, S., Manna, K. (2014). A spare router based reliable network-on-chip design. In 2014 IEEE international symposium on circuits and systems (ISCAS) (pp. 1957\u20131960): IEEE."},{"key":"1476_CR28","unstructured":"Cheng, L., Lei, Z., Yinhe, H., Xiaowei, L. (2011). A resilient on-chip router design through data path salvaging. In 2011 16th Asia and South Pacific design automation conference (ASP-DAC) (pp. 437\u2013442)."},{"issue":"2","key":"1476_CR29","doi-asserted-by":"publisher","first-page":"285","DOI":"10.1109\/TCAD.2016.2570680","volume":"36","author":"C Chen","year":"2016","unstructured":"Chen, C., Fu, Y., Cotofana, S. (2016). Towards maximum utilization of remained bandwidth in defected NoC links. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 36(2), 285\u2013298.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"1476_CR30","doi-asserted-by":"crossref","unstructured":"Koibuchi, M., Matsutani, H., Amano, H., Pinkston, T.M. (2008). A lightweight fault-tolerant mechanism for Network-on-Chip. In Second ACM\/IEEE international symposium on Networks-on-Chip, 2008. NoCS 2008 (pp. 13\u201322).","DOI":"10.1109\/NOCS.2008.4492721"},{"key":"1476_CR31","unstructured":"Castro, H.S., & de Lima, O.A. (2013). A fault tolerant NoC architecture based upon external router backup paths. In 2013 IEEE 11th international new circuits and systems conference (NEWCAS) (pp. 1\u20134): IEEE."},{"key":"1476_CR32","doi-asserted-by":"crossref","unstructured":"Khalil, K., Eldash, O., Kumar, A., Bayoumi, M. (2018). Flexible self-healing router for reliable and high-performance Network-on-Chips architecture. In 2018 31st IEEE international system-on-chip conference (SOCC) (pp. 152\u2013157).","DOI":"10.1109\/SOCC.2018.8618525"},{"key":"1476_CR33","doi-asserted-by":"crossref","unstructured":"Yuan, C., Huang, L., Wang, J., Li, Q. (2018). Micro-architecture design for low overhead fault tolerant network-on-chip. In 2018 IEEE international symposium on circuits and systems (ISCAS) (pp. 1\u20135).","DOI":"10.1109\/ISCAS.2018.8351501"},{"key":"1476_CR34","unstructured":"DiTomaso, D., Kodi, A., Louri, A. (2014). QORE: a fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers. In 2014 IEEE 20th international symposium on high performance computer architecture (HPCA) (pp. 320\u2013331): IEEE."},{"key":"1476_CR35","doi-asserted-by":"publisher","first-page":"583","DOI":"10.1016\/j.vlsi.2016.10.016","volume":"58","author":"L Wang","year":"2017","unstructured":"Wang, L., Ma, S., Li, C., Chen, W., Wang, Z. (2017). A high performance reliable NoC router. Integration, 58, 583\u2013592.","journal-title":"Integration"},{"issue":"9","key":"1476_CR36","doi-asserted-by":"publisher","first-page":"1173","DOI":"10.1109\/TVLSI.2008.2002108","volume":"17","author":"Z Lei","year":"2009","unstructured":"Lei, Z., Yinhe, H., Qiang, X., Xiao-Wei, L., Huawei, L. (2009). On topology reconfiguration for defect-tolerant NoC-based homogeneous manycore systems. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 17(9), 1173\u20131186.","journal-title":"Very Large Scale Integration (VLSI) Systems, IEEE Transactions on"},{"issue":"4","key":"1476_CR37","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1145\/2886781","volume":"48","author":"S Werner","year":"2016","unstructured":"Werner, S., Navaridas, J., Luj\u00e1n, M. (2016). A survey on design approaches to circumvent permanent faults in networks-on-chip. ACM Computing Surveys (CSUR), 48(4), 59.","journal-title":"ACM Computing Surveys (CSUR)"},{"key":"1476_CR38","volume-title":"Reliability, availability and serviceability of networks-on-chip","author":"\u00c9 Cota","year":"2011","unstructured":"Cota, \u00c9., Amory, A.d.M., Lubaszewski, M.S. (2011). Reliability, availability and serviceability of networks-on-chip. Berlin: Springer."},{"issue":"7","key":"1476_CR39","doi-asserted-by":"publisher","first-page":"482","DOI":"10.1016\/j.sysarc.2013.03.010","volume":"59","author":"Y Ren","year":"2013","unstructured":"Ren, Y., Liu, L., Yin, S., Han, J., Wu, Q., Wei, S. (2013). A fault tolerant NoC architecture using quad-spare mesh topology and dynamic reconfiguration. Journal of Systems Architecture, 59(7), 482\u2013491.","journal-title":"Journal of Systems Architecture"},{"key":"1476_CR40","volume-title":"Handbook of semiconductor manufacturing technology","author":"Y Nishi","year":"2012","unstructured":"Nishi, Y., & Doering, R. (2012). Handbook of semiconductor manufacturing technology. Boca Raton: CRC Press."},{"key":"1476_CR41","unstructured":"Chang, Y.-C., Huang, L.-R., Liu, H.-C., Yang, C.-J., Chiu, C.-T. (2014). Assessing automotive functional safety microprocessor with ISO 26262 hardware requirements. In Technical papers of 2014 international symposium on VLSI design, automation and test (pp. 1\u20134): IEEE."},{"key":"1476_CR42","unstructured":"Lu, K.-L., Chen, Y.-Y., Huang, L.-R. (2018). FMEDA-based fault injection and data analysis in compliance with ISO-26262. In 2018 48th Annual IEEE\/IFIP international conference on dependable systems and networks workshops (DSN-W) (pp. 275\u2013278): IEEE."},{"key":"1476_CR43","doi-asserted-by":"crossref","unstructured":"Shamshiri, S., & Kwang-Ting, C. (2009). Yield and cost analysis of a reliable NoC. In VLSI test symposium, 2009. VTS \u201909. 27th IEEE (pp. 173\u2013178).","DOI":"10.1109\/VTS.2009.34"},{"issue":"2","key":"1476_CR44","doi-asserted-by":"publisher","first-page":"118","DOI":"10.1109\/MDT.2006.53","volume":"23","author":"JM Carulli","year":"2006","unstructured":"Carulli, J.M., & Anderson, T.J. (2006). The impact of multiple failure modes on estimating product field reliability. Design & Test of Computers, IEEE, 23(2), 118\u2013126.","journal-title":"Design & Test of Computers, IEEE"},{"key":"1476_CR45","doi-asserted-by":"crossref","unstructured":"Catania, V., Mineo, A., Monteleone, S., Palesi, M., Patti, D. (2015). Noxim: an open, extensible and cycle-accurate network on chip simulator. In 2015 IEEE 26th international conference on application-specific systems, architectures and processors (ASAP) (pp. 162\u2013163).","DOI":"10.1109\/ASAP.2015.7245728"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-019-01476-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-019-01476-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-019-01476-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,9,6]],"date-time":"2020-09-06T00:25:28Z","timestamp":1599351928000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-019-01476-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9,7]]},"references-count":45,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2020,4]]}},"alternative-id":["1476"],"URL":"https:\/\/doi.org\/10.1007\/s11265-019-01476-3","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2019,9,7]]},"assertion":[{"value":"12 June 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 August 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 August 2019","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 September 2019","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}