{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T16:51:21Z","timestamp":1771951881599,"version":"3.50.1"},"reference-count":39,"publisher":"Springer Science and Business Media LLC","issue":"7","license":[{"start":{"date-parts":[[2020,1,17]],"date-time":"2020-01-17T00:00:00Z","timestamp":1579219200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,1,17]],"date-time":"2020-01-17T00:00:00Z","timestamp":1579219200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["PA 2762\/2-1"],"award-info":[{"award-number":["PA 2762\/2-1"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1007\/s11265-019-01493-2","type":"journal-article","created":{"date-parts":[[2020,1,17]],"date-time":"2020-01-17T06:03:02Z","timestamp":1579240982000},"page":"655-678","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":10,"title":["Evolutionary Algorithms for Instruction Scheduling, Operation Merging, and Register Allocation in VLIW Compilers"],"prefix":"10.1007","volume":"92","author":[{"given":"Florian","family":"Giesemann","sequence":"first","affiliation":[]},{"given":"Lukas","family":"Gerlach","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3503-8386","authenticated-orcid":false,"given":"Guillermo","family":"Pay\u00e1-Vay\u00e1","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,1,17]]},"reference":[{"key":"1493_CR1","unstructured":"Bahuleyan, J, Nagpal, R, Srikant, YN. (2010). Integrated energy-aware cyclic and acyclic scheduling for clustered VLIW processors. In: International symposium on parallel & distributed processing, Workshops and Phd Forum (IPDPSW)."},{"key":"1493_CR2","volume-title":"Register allocation via graph coloring","author":"P Briggs","year":"1992","unstructured":"Briggs, P. (1992). Register allocation via graph coloring. PhD thesis: Rice University."},{"key":"1493_CR3","unstructured":"Codina, JM, Sanchez, J, Gonzalez, A. (2001). A unified modulo scheduling and register allocation technique for clustered processors. In: Proceedings of international conference on parallel architectures and compilation techniques."},{"key":"1493_CR4","unstructured":"Eriksson, MV, Skoog, O, Kessler, CW. (2008). Optimal vs. heuristic integrated code generation for clustered VLIW architectures. In Proceedings of 11th international workshop on software & compilers for embedded systems (SCOPES \u201908). New York: ACM."},{"key":"1493_CR5","volume-title":"Optimization of horizontal microcode within and beyond basic blocks: an application of processor scheduling with resources","author":"JA Fisher","year":"1979","unstructured":"Fisher, JA. (1979). Optimization of horizontal microcode within and beyond basic blocks: an application of processor scheduling with resources. Tech. rep.: NY Univ. Courant Mathem.and Comp.Lab."},{"key":"1493_CR6","unstructured":"Gerlach, L, Marquardt, D, Pay\u00e1 Vay\u00e1, G, Liu, S, Wei\u00dfbrich, M, Doclo, S, Blume, H. (2017). Analyzing the trade-off between power consumption and beamforming algorithm performance using a hearing aid ASIP. In: Proceedings of international conference on embedded computer systems: Architectures, Modeling and simulation."},{"key":"1493_CR7","unstructured":"Giesemann, F, Pay\u00e1-Vay\u00e1, G., Blume, H. (2012). A Hardware\/software environment for specializing dynamic reconfigurable generic vliw-simd asip architecture. In: ICT. OPEN 2012 conference."},{"key":"1493_CR8","unstructured":"Giesemann, F, Pay\u00e1-Vay\u00e1, G., Blume, H, Limmer, M, Ritter, W. (2014). A comprehensive ASIC\/FPGA prototyping environment for exploring embedded processing systems for advanced driver assistance applications. In: Proceedings of international conference on embedded computer systems: Architectures, Modeling, and simulation."},{"key":"1493_CR9","unstructured":"Giesemann, F, Pay\u00e1-Vay\u00e1 G., Gerlach, L, Blume, H, Pflug, F, von Voigt, G. (2017). Using genetic algorithm approach to reduce register file pressure during instruction scheduling. In: Proceedings of international conference on embedded computer systems: Architectures, Modeling and simulation."},{"issue":"3","key":"1493_CR10","doi-asserted-by":"publisher","first-page":"422","DOI":"10.1145\/2166.357217","volume":"5","author":"JL Hennessy","year":"1983","unstructured":"Hennessy, JL, & Gross, T. (1983). Postpass code optimization of pipeline constraints. ACM Transactions on Programming Languages and Systems, 5(3), 422\u2013448.","journal-title":"ACM Transactions on Programming Languages and Systems"},{"issue":"4","key":"1493_CR11","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2845082","volume":"12","author":"T \u00c4ij\u00f6","year":"2015","unstructured":"\u00c4ij\u00f6, T., J\u00e4\u00e4skel\u00e4inen, P., Elomaa, T, Kultala, H, Takala, J. (2015). Integer linear programming-based scheduling for Transport Triggered Architectures. ACM Transactions on Architecture and Code Optimization, 12(4), 1\u201322. https:\/\/doi.org\/10.1145\/2845082.","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"key":"1493_CR12","unstructured":"Kri, F, & Feeley, M. (2004). Genetic instruction scheduling and register allocation. In: XXIV international conference of the chilean computer science society."},{"issue":"2","key":"1493_CR13","doi-asserted-by":"publisher","first-page":"252","DOI":"10.1145\/762488.762494","volume":"8","author":"C Lee","year":"2003","unstructured":"Lee, C, Lee, JK, Hwang, T, Tsai, SC. (2003). Compiler optimization on VLIW instruction scheduling for low power. ACM Transaction on Design Automation of Electronic Systems, 8(2), 252\u2013268.","journal-title":"ACM Transaction on Design Automation of Electronic Systems"},{"issue":"4","key":"1493_CR14","doi-asserted-by":"publisher","first-page":"794","DOI":"10.1145\/362652.362661","volume":"5","author":"R Leupers","year":"2000","unstructured":"Leupers, R, & Bashford, S. (2000). Graph-based code selection techniques for embedded processors. ACM Transactions on Design Automation of Electronic Systems, 5(4), 794\u2013814.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"1493_CR15","unstructured":"Lin, YC, You, YP, Lee, JK. (2006). Register allocation for VLIW DSP processors with irregular register files. In: 12Th workshop on compilers for parallel computers (CPC 2006), Coru\u00f1a, Spain."},{"key":"1493_CR16","doi-asserted-by":"publisher","unstructured":"Lorenz, M, Leupers, R, Marwedel, P, Drager, T, Fettweis, G. (2001). Low-energy DSP code generation using a genetic algorithm. In: Proceedings of the IEEE international conference on computer design: vlsi in computers and processors (ICCD), pp. 431\u2013437. https:\/\/doi.org\/10.1109\/ICCD.2001.955062.","DOI":"10.1109\/ICCD.2001.955062"},{"key":"1493_CR17","doi-asserted-by":"publisher","unstructured":"Lorenz, M, Wehmeyer, L, Dr\u00e4ger, T. (2002). Energy aware compilation for DSPs with SIMD instructions. In: Proceedings of the joint conference on Languages, compilers and tools for embedded systems software and compilers for embedded systems - LCTES\/SCOPES \u201902, ACM Press, pp. 94\u2013101. https:\/\/doi.org\/10.1145\/513829.513847.","DOI":"10.1145\/513829.513847"},{"key":"1493_CR18","doi-asserted-by":"publisher","unstructured":"Lozano, RC, Carlsson, M, Drejhammar, F, Schulte, C. (2012). Constraint-based register allocation and instruction scheduling. In Lecture notes in computer science. https:\/\/doi.org\/10.1007\/978-3-642-33558-7_54 (pp. 750\u2013766). Berlin: Springer.","DOI":"10.1007\/978-3-642-33558-7_54"},{"key":"1493_CR19","doi-asserted-by":"publisher","unstructured":"Lozano, RC, Carlsson, M, Blindell, GH, Schulte, C. (2014). Combinatorial spill code optimization and ultimate coalescing. In: Proceedings of the 2014 SIGPLAN\/SIGBED conference on Languages, compilers and tools for embedded systems - LCTES \u201914, ACM Press, pp. 23\u201332. https:\/\/doi.org\/10.1145\/2597809.2597815.","DOI":"10.1145\/2597809.2597815"},{"issue":"2","key":"1493_CR20","doi-asserted-by":"publisher","first-page":"264","DOI":"10.1109\/TITS.2007.895311","volume":"8","author":"S Maldonado-Basc\u00f3n","year":"2007","unstructured":"Maldonado-Basc\u00f3n, S., Lafuente-Arroyo, S, Gil-Jim\u00e9nez, P., Gomez-Moreno, H, Lopez-Ferreras, F. (2007). Road-sign detection and recognition based on support vector machines. IEEE Transactions on Intelligent Transportation Systems, 8(2), 264\u2013278. https:\/\/doi.org\/10.1109\/TITS.2007.895311.","journal-title":"IEEE Transactions on Intelligent Transportation Systems"},{"issue":"2\/3","key":"1493_CR21","doi-asserted-by":"publisher","first-page":"141","DOI":"10.1023\/A:1017976211990","volume":"49","author":"A McGovern","year":"2002","unstructured":"McGovern, A, Moss, E, Barto, AG. (2002). Building a basic block instruction scheduler with reinforcement learning and rollouts. Machine Learning, 49(2\/3), 141\u2013160. https:\/\/doi.org\/10.1023\/a:1017976211990.","journal-title":"Machine Learning"},{"key":"1493_CR22","doi-asserted-by":"publisher","unstructured":"Nian, C, Yanxiang, H, Yong, C, Ximi, L, Qian, L. (2012). PSO Based instruction scheduling for low power. In: International conference on computer distributed control and intelligent environmental monitoring (CDCIEM), IEEE. https:\/\/doi.org\/10.1109\/cdciem.2012.129.","DOI":"10.1109\/cdciem.2012.129"},{"key":"1493_CR23","doi-asserted-by":"publisher","unstructured":"Nicolau, A, Potasman, R, Wang, H. (1992). Register allocation, renaming and their impact on fine-grain parallelism. In: Languages and Compilers for Parallel Computing, Springer-Verlag, pp. 218\u2013235. https:\/\/doi.org\/10.1007\/bfb0038667.","DOI":"10.1007\/bfb0038667"},{"issue":"1","key":"1493_CR24","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1023\/B:VLSI.0000017007.28247.f6","volume":"37","author":"A Parikh","year":"2004","unstructured":"Parikh, A, Kim, S, Kandemir, M, Vijaykrishnan, N, Irwin, M J. (2004). Instruction scheduling for low power. Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology, 37(1), 129\u2013149. https:\/\/doi.org\/10.1023\/b:vlsi.0000017007.28247.f6.","journal-title":"Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology"},{"key":"1493_CR25","volume-title":"Design and analysis of a generic VLIW processor for multimedia applications PhD thesis","author":"G Pay\u00e1-Vay\u00e1","year":"2011","unstructured":"Pay\u00e1-Vay\u00e1, G. (2011). Design and analysis of a generic VLIW processor for multimedia applications PhD thesis. Leibniz Universit\u00e4t Hannover: Institute of Microelectronic Systems."},{"key":"1493_CR26","doi-asserted-by":"publisher","unstructured":"Pay\u00e1-Vay\u00e1, G, Mart\u00edn Langerwerf, J, Pirsch, P. (2005). Rapanui: Rapid prototyping for media processor architecture exploration. In H\u00e4m\u00e4l\u00e4inen, T D, Pimentel, A D, Takala, J, Vassiliadis, S (Eds.) Embedded computer systems: architectures, modeling, and simulation, lecture notes in computer science. https:\/\/doi.org\/10.1007\/11512622_5, (Vol. 3553 pp. 249\u2013265). Berlin: Springer.","DOI":"10.1007\/11512622_5"},{"key":"1493_CR27","doi-asserted-by":"publisher","unstructured":"Pay\u00e1-Vay\u00e1, G., Mart\u00edn-Langerwerf, J., Taptimthong, P., Pirsch, P. (2007). Design space exploration of media processors: A parameterized scheduler. In: 2007 international conference on embedded computer systems: Architectures, Modeling and simulation, pp. 41\u201349. https:\/\/doi.org\/10.1109\/ICSAMOS.2007.4285732.","DOI":"10.1109\/ICSAMOS.2007.4285732"},{"key":"1493_CR28","doi-asserted-by":"publisher","unstructured":"Pay\u00e1-Vay\u00e1, G., Mart\u00edn Langerwerf, J., Giesemann, F., Blume, H., Pirsch, P. (2009). Instruction merging to increase parallelism in VLIW architectures. In: International symposium on system-on-chip (SOC), pp. 143\u2013146. https:\/\/doi.org\/10.1109\/SOCC.2009.5335660.","DOI":"10.1109\/SOCC.2009.5335660"},{"issue":"2","key":"1493_CR29","doi-asserted-by":"publisher","first-page":"215","DOI":"10.1007\/s11265-009-0355-2","volume":"58","author":"G Pay\u00e1-Vay\u00e1","year":"2009","unstructured":"Pay\u00e1-Vay\u00e1, G., Mart\u00edn-langerwerf, J., Pirsch, P. (2009). A multi-shared register file structure for VLIW processors. Journal of Signal Processing Systems, 58(2), 215\u2013231. https:\/\/doi.org\/10.1007\/s11265-009-0355-2.","journal-title":"Journal of Signal Processing Systems"},{"key":"1493_CR30","doi-asserted-by":"publisher","unstructured":"Pay\u00e1-Vay\u00e1, G, Mart\u00edn-Langerwerf, J, Blume, H, Pirsch, P. (2010). A forwarding-sensitive instruction scheduling approach to reduce register file constraints in VLIW architectures. In: 21st IEEE international conference on application-specific systems, Architectures and processors (ASAP), IEEE. https:\/\/doi.org\/10.1109\/asap.2010.5541015.","DOI":"10.1109\/asap.2010.5541015"},{"key":"1493_CR31","doi-asserted-by":"publisher","unstructured":"She, D, He, Y, Mesman, B, Corporaal, H. (2012). Scheduling for register file energy minimization in explicit datapath architectures. In: Proceedings of the IEEE design, automation & test in europe conference & exhibition (DATE), pp. 388\u2013393 . https:\/\/doi.org\/10.1109\/date.2012.6176502.","DOI":"10.1109\/date.2012.6176502"},{"issue":"5s","key":"1493_CR32","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3126524","volume":"16","author":"X Su","year":"2017","unstructured":"Su, X, Wu, H, Xue, J. (2017). An efficient WCET-aware instruction scheduling and register allocation approach for clustered VLIW processors. ACM Transactions on Embedded Computing Systems, 16(5s), 1\u201321. https:\/\/doi.org\/10.1145\/3126524.","journal-title":"ACM Transactions on Embedded Computing Systems"},{"issue":"5","key":"1493_CR33","doi-asserted-by":"publisher","first-page":"772","DOI":"10.1016\/j.jss.2009.11.727","volume":"83","author":"M Wang","year":"2010","unstructured":"Wang, M, Wang, Y, Liu, D, Qin, Z, Shao, Z. (2010). Compiler-assisted leakage-aware loop scheduling for embedded VLIW DSP processors. Journal of Systems and Software, 83(5), 772\u2013785. https:\/\/doi.org\/10.1016\/j.jss.2009.11.727.","journal-title":"Journal of Systems and Software"},{"issue":"5","key":"1493_CR34","doi-asserted-by":"publisher","first-page":"121","DOI":"10.1145\/358438.349318","volume":"35","author":"K Wilken","year":"2000","unstructured":"Wilken, K, Liu, J, Heffernan, M. (2000). Optimal instruction scheduling using integer programming. SIGPLAN Not, 35(5), 121\u2013133. https:\/\/doi.org\/10.1145\/358438.349318.","journal-title":"SIGPLAN Not"},{"key":"1493_CR35","doi-asserted-by":"publisher","unstructured":"Xiao, S, & Lai, EMK. (2005). Instruction scheduling of VLIW architectures for balanced power consumption. In: Proceedings of the conference on Asia South Pacific design automation (ASP-DAC \u201905), ACM Press, pp. 824\u2013829. https:\/\/doi.org\/10.1145\/1120725.1121027.","DOI":"10.1145\/1120725.1121027"},{"issue":"3","key":"1493_CR36","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1145\/1275937.1275942","volume":"4","author":"S Xiao","year":"2007","unstructured":"Xiao, S, & Lai, EMK. (2007). VLIW instruction scheduling for minimal power variation. ACM Transactions on Architecture and Code Optimization, 4(3), 18\u2013es. https:\/\/doi.org\/10.1145\/1275937.1275942.","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"key":"1493_CR37","doi-asserted-by":"publisher","unstructured":"Yun, HS, & Kim, J. (2001). Power-aware modulo scheduling for high-performance VLIW processors. In: ISLPED \u201901: proceedings of the 2001 international symposium on low power electronics and design (IEEE Cat. No.01TH8581), ACM, pp. 40\u201345. https:\/\/doi.org\/10.1109\/lpe.2001.945369.","DOI":"10.1109\/lpe.2001.945369"},{"key":"1493_CR38","doi-asserted-by":"publisher","unstructured":"Zeitlhofer, T, & Wess, B. (1999). Operation scheduling for parallel functional units using genetic algorithms. In: IEEE international conference on acoustics, speech, and signal processing. Proceedings. ICASSP99 (Cat. No.99CH36258), vol. 4, pp. 1997\u20132000. https:\/\/doi.org\/10.1109\/ICASSP.1999.758319.","DOI":"10.1109\/ICASSP.1999.758319"},{"key":"1493_CR39","doi-asserted-by":"publisher","unstructured":"Zhong, S, Wei, J, Guo, W, Wang, Z. (2010). Instruction scheduling using genetic algorithm with taboo search for TTA-like processors. In: International conference on computer design and applications. IEEE. https:\/\/doi.org\/10.1109\/iccda.2010.5541389.","DOI":"10.1109\/iccda.2010.5541389"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-019-01493-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-019-01493-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-019-01493-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,1,16]],"date-time":"2021-01-16T00:14:45Z","timestamp":1610756085000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-019-01493-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1,17]]},"references-count":39,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2020,7]]}},"alternative-id":["1493"],"URL":"https:\/\/doi.org\/10.1007\/s11265-019-01493-2","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,1,17]]},"assertion":[{"value":"14 June 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 September 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 October 2019","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 January 2020","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}