{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T09:16:49Z","timestamp":1770974209191,"version":"3.50.1"},"reference-count":62,"publisher":"Springer Science and Business Media LLC","issue":"7","license":[{"start":{"date-parts":[[2020,2,13]],"date-time":"2020-02-13T00:00:00Z","timestamp":1581552000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,2,13]],"date-time":"2020-02-13T00:00:00Z","timestamp":1581552000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1007\/s11265-020-01519-0","type":"journal-article","created":{"date-parts":[[2020,2,13]],"date-time":"2020-02-13T12:02:37Z","timestamp":1581595357000},"page":"727-745","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Model-Based Design of Flexible and Efficient LDPC Decoders on FPGA Devices"],"prefix":"10.1007","volume":"92","author":[{"given":"Yann","family":"Delomier","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2269-8756","authenticated-orcid":false,"given":"Bertrand","family":"Le Gal","sequence":"additional","affiliation":[]},{"given":"J\u00e9r\u00e9mie","family":"Crenne","sequence":"additional","affiliation":[]},{"given":"Christophe","family":"Jego","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,2,13]]},"reference":[{"key":"1519_CR1","doi-asserted-by":"crossref","unstructured":"Gallager, R.G. (1962). Low density parity check codes. IRE Transactions on Information Theory.","DOI":"10.1109\/TIT.1962.1057683"},{"key":"1519_CR2","unstructured":"IEEE Standard for Local and metropolitan area networks - Part 16: Air Interface for Broadband Wireless Access Systems, IEEE Std 802.16TM, 2009."},{"key":"1519_CR3","unstructured":"Local and metropolitan area networks - Specific require- ments Part 11 : Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications, IEEE 802.11n, 2009."},{"key":"1519_CR4","unstructured":"Local and Metropolitan Area Networks - Specific Require- ments - Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications, IEEE P802.11ad, 2007."},{"key":"1519_CR5","unstructured":"V. Wireless, Verizon 5G TF; Air Interface Working Group; Verizon 5th Generation Radio Access; Multiplex- ing and channel coding (Release 1), TS V5G.212 V1.2, 2016."},{"key":"1519_CR6","unstructured":"Technical specification; 5G; NR; Multiplexing and chan- nel coding (3GPP TS 38.212 version 15.2.0 Release 15), 3GPP, July 2018."},{"key":"1519_CR7","unstructured":"Maunder, R. (2016). Survey of ASIC implementations of LDPC decoders."},{"issue":"2","key":"1519_CR8","doi-asserted-by":"publisher","first-page":"1098","DOI":"10.1109\/COMST.2015.2510381","volume":"18","author":"P Hailes","year":"2016","unstructured":"Hailes, P., Xu, L., Maunder, R.G., Al-Hashimi, B.M., Hanzo, L. (2016). A survey of FPGA-based LDPC decoders. IEEE Communications Surveys & Tutorials, 18(2), 1098\u20131122.","journal-title":"IEEE Communications Surveys & Tutorials"},{"key":"1519_CR9","doi-asserted-by":"publisher","first-page":"6704","DOI":"10.1109\/ACCESS.2016.2594265","volume":"4","author":"J Andrade","year":"2016","unstructured":"Andrade, J., Falcao, G., Silva, V., Sousa, L. (2016). A survey on programmable LDPC decoders. IEEE Access, 4, 6704\u20136718.","journal-title":"IEEE Access"},{"issue":"2","key":"1519_CR10","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1109\/LES.2014.2311317","volume":"6","author":"B Le Gal","year":"2014","unstructured":"Le Gal, B., Crenne, J., Jego, C. (2014). A high throughput efficient approach for decoding LDPC codes onto GPU devices. IEEE Embedded Systems Letters, 6(2), 29\u201332.","journal-title":"IEEE Embedded Systems Letters"},{"key":"1519_CR11","unstructured":"Le Gal, B., & Jego, C. (2017). Low-latency software LDPC decoders. In Proceedings of the IEEE International Workshop on Signal Processing Systems (SiPS). Lorient."},{"issue":"3","key":"1519_CR12","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.2015.42","volume":"35","author":"A Putnam","year":"2015","unstructured":"Putnam, A., Caulfield, A.M., Chung, E.S., Chiou, D., Constantinides, K., Demme, J., Esmaeilzadeh, H., Fowers, J., Gopal, G.P., Gray, J., Haselman, M., Hauck, S., Heil, S., Hormati, A., Kim, J.-Y., Lanka, S., Larus, J., Peterson, E., Pope, S., Smith, A., Thong, J., Xiao, P.Y., Burger, D. (2015). A reconfigurable fabric for accelerating large-scale datacenter services. IEEE Micro, 35(3), 10\u201322.","journal-title":"IEEE Micro"},{"key":"1519_CR13","unstructured":"Intel, Intel completes acquisition of Altera, 2015. [Online]. Available: https:\/\/newsroom.intel.com\/news-releases\/intel-completes-acquisition-of-altera\/."},{"key":"1519_CR14","unstructured":"Amazon, Amazon elastic compute cloud, 2006. [Online]. Available: https:\/\/aws.amazon.com\/fr\/ec2."},{"key":"1519_CR15","unstructured":"Xilinx. (2017). Baidu Deploys Xilinx FPGAs in New Public Cloud Acceleration Services."},{"key":"1519_CR16","unstructured":"Heath, N. (2016). Azure: how microsoft plans to boost cloud speeds with an FPGA injection. TechRepublic."},{"key":"1519_CR17","doi-asserted-by":"crossref","unstructured":"Li, B., Tan, K., Luo, L.L., Peng, Y., Luo, R., Xu, N., Xiong, Y., Cheng, P., Chen, E. (2016). ClickNP: Highly flexible and high performance network processing with reconfigurable hardware. In Proceedings of the 2016 ACM SIGCOMM conference. Florianopolis.","DOI":"10.1145\/2934872.2934897"},{"key":"1519_CR18","unstructured":"Singh, S. (2011). Reconfigurable data processing for clouds. Microsoft."},{"key":"1519_CR19","unstructured":"Morris, K. (2017). FPGAs duel in the data center. Electronic Engineering Journal."},{"key":"1519_CR20","doi-asserted-by":"crossref","unstructured":"Martin, G., & Smith, G. (2009). High-level synthesis: past, present, and future. IEEE Design & Test of Computers.","DOI":"10.1109\/MDT.2009.83"},{"key":"1519_CR21","unstructured":"Xilinx. (2017). Vivado design suite user guide - high-level synthesis ug902 (v2017.1) ed."},{"key":"1519_CR22","unstructured":"Intel. (2018). Intel high level synthesis compiler - user guide ug-20037 (2018.07.02) ed."},{"key":"1519_CR23","doi-asserted-by":"crossref","unstructured":"Pratas, F., Andrade, J., Falcao, G., Silva, V., Sousa, L. (2013). Open the gates: using high-level synthesis towards programmable LDPC decoders on FPGAs. In Prococeedings of IEEE global conference on signal and information processing (GlobalSIP). Austin.","DOI":"10.1109\/GlobalSIP.2013.6737141"},{"issue":"11","key":"1519_CR24","doi-asserted-by":"publisher","first-page":"839","DOI":"10.1049\/el.2013.3411","volume":"50","author":"J Andrade","year":"2014","unstructured":"Andrade, J., Falcao, G., Silva, V. (2014). Flexible design of wide-pipeline based WiMAX QC-LDPC decoder architectures on FPGAs using high-level synthesis. IET Electronics Letters, 50(11), 839\u2013840.","journal-title":"IET Electronics Letters"},{"key":"1519_CR25","unstructured":"Scheiber, E., Bruck, G.H., Jung, P. (2013). Implementation of an LDPC decoder for IEEE 802.11n using Vivado high-level synthesis. In Proceedings of the 2013 international conference on electronics, signal processing and communication systems (ESPCO)."},{"issue":"4","key":"1519_CR26","doi-asserted-by":"publisher","first-page":"81","DOI":"10.1109\/MSP.2012.2192212","volume":"29","author":"G Falcao","year":"2012","unstructured":"Falcao, G., Silva, V., Sousa, L., Andrade, J. (2012). Portable LDPC decoding on multicores using OpenCL. IEEE Signal Processing Magazine, 29(4), 81\u2013109.","journal-title":"IEEE Signal Processing Magazine"},{"issue":"9","key":"1519_CR27","doi-asserted-by":"publisher","first-page":"542","DOI":"10.1049\/el.2011.0201","volume":"47","author":"G Falcao","year":"2011","unstructured":"Falcao, G., Andrade, J., Silva, V., Sousa, L. (2011). GPU-based DVB-S2 LDPC decoder with high throughput and fast error floor detection. IET Electronics Letters, 47(9), 542\u2013543.","journal-title":"IET Electronics Letters"},{"key":"1519_CR28","doi-asserted-by":"crossref","unstructured":"Andrade, J., Pratas, F., Falcao, G., Silva, V., Sousa, L. (2014). Combining flexibility with low power: dataflow and wide-pipeline LDPC decoding engines in the Gbit\/s era. In Proceedings of the 25th IEEE international conference on application-specific systems, architectures and processors (ASAP) (pp. 264\u2013269).","DOI":"10.1109\/ASAP.2014.6868671"},{"key":"1519_CR29","doi-asserted-by":"crossref","unstructured":"Roh, S.-D., Cho, K., Chung, K.-S. (2016). Implementation of an LDPC decoder on a heterogeneous FPGA-CPU platform using SDSoC. In Proceedings of the IEEE region 10 conference (TENCON). Singapore.","DOI":"10.1109\/TENCON.2016.7848497"},{"key":"1519_CR30","doi-asserted-by":"crossref","unstructured":"Hocevar, D.E. (2004). A reduced complexity decoder architecture via layered decoding of LDPC codes. In Proceedings of the IEEE workshop on signal processing systems. (SIPS). Austin.","DOI":"10.1109\/SIPS.2004.1363033"},{"issue":"10","key":"1519_CR31","doi-asserted-by":"publisher","first-page":"2469","DOI":"10.1109\/TSP.2014.2311964","volume":"62","author":"B Le Gal","year":"2014","unstructured":"Le Gal, B., Jego, C., Leroux, C. (2014). A flexible NISC-based LDPC decoder. IEEE Transactions on Signal Processing (TSP), 62(10), 2469\u20132479.","journal-title":"IEEE Transactions on Signal Processing (TSP)"},{"issue":"7","key":"1519_CR32","doi-asserted-by":"publisher","first-page":"667","DOI":"10.1109\/LCOMM.2010.07.100508","volume":"14","author":"X Wu","year":"2010","unstructured":"Wu, X., Song, Y., Jiang, M., Zhao, C. (2010). Adaptive-normalized\/offset min-sum algorithm. IEEE Communications Letters, 14(7), 667\u2013669.","journal-title":"IEEE Communications Letters"},{"key":"1519_CR33","doi-asserted-by":"crossref","unstructured":"Wang, G., Wu, M., Sun, Y., Cavallaro, J.R. (2011). A massively parallel implementation of QC-LDPC decoder on GPU. In Proceedings fo the 9th IEEE symposium on application specific processors (SASP) (pp. 82\u201385).","DOI":"10.1109\/SASP.2011.5941084"},{"key":"1519_CR34","doi-asserted-by":"crossref","unstructured":"Wang, G., Wu, M., Yin, B., Cavallaro, J.R. (2013). High throughput low latency LDPC decoding on GPU for SDR systems. In Proceedings of the IEEE Global conference on signal and information processing (GlobalSIP). Austin.","DOI":"10.1109\/GlobalSIP.2013.6737137"},{"issue":"12","key":"1519_CR35","doi-asserted-by":"publisher","first-page":"3470","DOI":"10.1109\/TCOMM.2010.101910.070303","volume":"58","author":"AIV Casado","year":"2010","unstructured":"Casado, A.I.V., Griot, M., Wesel, R.D. (2010). LDPC decoders with informed dynamic scheduling. IEEE Transactions on Communications, 58(12), 3470\u20133479.","journal-title":"IEEE Transactions on Communications"},{"issue":"2","key":"1519_CR36","doi-asserted-by":"publisher","first-page":"147","DOI":"10.1109\/LCOMM.2014.2385096","volume":"19","author":"X Liu","year":"2015","unstructured":"Liu, X., Zhang, Y., Cui, R. (2015). Variable-node-based dynamic scheduling strategy for belief-propagation decoding of LDPC codes. IEEE Communications Letters, 19(2), 147\u2013150.","journal-title":"IEEE Communications Letters"},{"issue":"11","key":"1519_CR37","doi-asserted-by":"publisher","first-page":"4076","DOI":"10.1109\/TIT.2007.907507","volume":"53","author":"E Sharon","year":"2007","unstructured":"Sharon, E., Litsyn, S., Goldberger, J. (2007). Efficient serial message-passing schedules for LDPC decoding. IEEE Transactions on Information Theory, 53(11), 4076\u20134091.","journal-title":"IEEE Transactions on Information Theory"},{"issue":"1","key":"1519_CR38","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/LCOMM.2016.2615016","volume":"21","author":"CA Aslam","year":"2017","unstructured":"Aslam, C.A., Guan, Y.L., Cai, K., Han, G. (2017). Low-complexity belief-propagation decoding via dynamic silent-variable-node-free scheduling. IEEE Communications Letters, 21(1), 28\u201331.","journal-title":"IEEE Communications Letters"},{"issue":"5","key":"1519_CR39","doi-asserted-by":"publisher","first-page":"1373","DOI":"10.1109\/TPDS.2015.2435787","volume":"27","author":"B Le Gal","year":"2016","unstructured":"Le Gal, B., & Jego, C. (2016). High-throughput multi-core LDPC decoders based on x86 processor. IEEE Transactions on Parallel and Distributed Systems, 27(5), 1373\u20131386.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"issue":"11","key":"1519_CR40","doi-asserted-by":"publisher","first-page":"1861","DOI":"10.1109\/LCOMM.2015.2477081","volume":"19","author":"B Le Gal","year":"2015","unstructured":"Le Gal, B. (2015). High-throughput LDPC decoder on low-power embedded processors. IEEE Communication Letters, 19(11), 1861\u20131864.","journal-title":"IEEE Communication Letters"},{"key":"1519_CR41","doi-asserted-by":"crossref","unstructured":"Pignoly, V., Le Gal, B., Jego, C., Gadat, B. (2018). High data rate and flexible hardware QC-LDPC decoder for satellite optical communications. In Proceedings of the international symposium on turbo codes & iterative information processing (ISTC). Hong Kong.","DOI":"10.1109\/ISTC.2018.8625274"},{"key":"1519_CR42","doi-asserted-by":"crossref","unstructured":"Marchand, C., & Boutillon, E. (2015). LDPC decoder architecture for DVB-S2 and DVB-S2X standards. In Proceedings fo the IEEE workshop on signal processing systems (SiPS) (pp. 1\u20135). Hangzhou.","DOI":"10.1109\/SiPS.2015.7345034"},{"key":"1519_CR43","doi-asserted-by":"crossref","unstructured":"Delomier, Y., Le Gal, B., Crenne, J., Jego, C. (2018). Model-based design of efficient LDPC decoder architectures. In Proceedings of the 10thinternational symposium on turbo codes & iterative information processing (ISTC) (pp. 1\u20135). Hong Kong.","DOI":"10.1109\/ISTC.2018.8625288"},{"key":"1519_CR44","unstructured":"Le Gal, B., Casseau, E., Bomel, P., Jego, C., Le Heno, N., Martin, E. (2004). High-level synthesis assisted rapid prototyping for digital signal processing (pp. 746\u2013749)."},{"key":"1519_CR45","doi-asserted-by":"crossref","unstructured":"Coussy, P., & Morawiec, A. (Eds.). (2008). High-level synthesis from algorithm to digital circuit. Berlin: Springer.","DOI":"10.1007\/978-1-4020-8588-8"},{"issue":"4","key":"1519_CR46","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/TCAD.2011.2110592","volume":"30","author":"J Cong","year":"2011","unstructured":"Cong, J., Liu, B., Neuendorffer, S., Noguera, J., Vissers, K., Zhang, Z. (2011). High-level synthesis for FPGAs: from prototyping to deployment. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 30(4), 473\u2013491.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"1519_CR47","unstructured":"MENTOR. (2017). Catapult high-level synthesis - datasheet."},{"key":"1519_CR48","unstructured":"INTEL. (2019). Intel high level synthesis compiler - reference manual 19th ed."},{"key":"1519_CR49","unstructured":"Coussy, P., Chavet, C., Bomel, P., Heller, D., Senn, E., Martin, E. (2008). GAUT: a high-level synthesis tool for DSP applications. In Coussy, P., & Morawiec, A. (Eds.) High-level synthesis (pp. 147\u2013169): Springer."},{"issue":"2","key":"1519_CR50","first-page":"24, 1","volume":"13","author":"A Canis","year":"2013","unstructured":"Canis, A., Choi, J., Aldham, M., Zhang, V., Kammoona, A., Czajkowski, T., Brown, S.D., Anderson, J.H. (2013). Legup: an open-source high-level synthesis tool for FPGA-based processor\/accelerator systems. ACM Transactions on Embedded Computing Systems (TECS) - Special issue on application-specific processors, 13(2), 24, 1\u201324, 27.","journal-title":"ACM Transactions on Embedded Computing Systems (TECS) - Special issue on application-specific processors"},{"key":"1519_CR51","doi-asserted-by":"publisher","first-page":"2","DOI":"10.1145\/2656207","volume":"14","author":"M Owaida","year":"2015","unstructured":"Owaida, M., Falcao, G., Andrade, J., Antonopoulos, C., Bellas, N., Purnaprajna, M., Novo, D., Karakonstantis, G., Burg, A., Ienne, P. (2015). Enhancing design space exploration by extending CPU\/GPU specifications onto FPGAs. ACM Transactions on Embedded Computing Systems (TECS), 14, 2.","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"},{"key":"1519_CR52","unstructured":"accelera systems initiative, SystemC Synthesizable Subset Version 1.4.7, March 2016."},{"issue":"3","key":"1519_CR53","first-page":"140","volume":"17","author":"H Gharaee","year":"2017","unstructured":"Gharaee, H., Kiaee, M., Mohammadzadeh, N. (2017). A high-throughput FPGA implementation of quasi-cyclic LDPC decoder. International Journal of Computer Science and Network Security (IJCSNS), 17(3), 140\u2013149.","journal-title":"International Journal of Computer Science and Network Security (IJCSNS)"},{"key":"1519_CR54","doi-asserted-by":"crossref","unstructured":"Mhaske, S., Kee, H., Ly, T., Aziz, A., Spasojevic, P. (2015). High-throughput FPGA-based QC-LDPC decoder architecture. In Proceedings of the IEEE 82nd vehicular technology conference (VTC2015-Fall). Boston.","DOI":"10.1109\/VTCFall.2015.7390967"},{"key":"1519_CR55","doi-asserted-by":"crossref","unstructured":"Zied, S.A, Sayed, A.T., Guindi, R. (2013). Configurable low complexity decoder architecture for quasi-cyclic LDPC codes. In Proceedings of the 21st international conference on software, telecommunications and computer networks (SoftCOM) (pp. 1\u20135). Primosten.","DOI":"10.1109\/SoftCOM.2013.6671861"},{"key":"1519_CR56","doi-asserted-by":"crossref","unstructured":"Tanyanon, I., & Choomchuay, S. (2012). A hardware design of MS\/MMS-based LDPC decoder. In 2012 IEEE International conference on electron devices and solid state Circuit (EDSSC).","DOI":"10.1109\/EDSSC.2012.6482804"},{"key":"1519_CR57","unstructured":"Le Gal, B., & Jego, C. (2012). Design of an ASIP LDPC decoder compliant with digital communication standards. In Proceedings of the IEEE workshop on signal processing systems (SIPS) (pp. 19\u201324). Quebec City."},{"key":"1519_CR58","doi-asserted-by":"crossref","unstructured":"Zhao, W.H., & Long, J.P. (2013). Implementing the NASA deep space LDPC codes for defense applications. In Proceedings of the IEEE military communications conference (MILCOM) (pp. 803\u2013808). San Diego.","DOI":"10.1109\/MILCOM.2013.142"},{"key":"1519_CR59","doi-asserted-by":"crossref","unstructured":"Mhaske, S., Kee, H., Ly, T., Aziz, A., Spasojevic, P. (2017). FPGA-based channel coding architectures for 5G wireless using high-level synthesis. International Journal of Reconfigurable Computing.","DOI":"10.1155\/2017\/3689308"},{"key":"1519_CR60","doi-asserted-by":"crossref","unstructured":"Amaricai, A., Boncalo, O., Mot, I. (2015). Memory efficient FPGA implementation for flooded LDPC decoder. In Proceedings of the 23rd telecommunications forum Telfor (TELFor) (pp. 500\u2013503). Belgrade.","DOI":"10.1109\/TELFOR.2015.7377516"},{"key":"1519_CR61","unstructured":"Han, X., Niu, K., He, Z. (2013). Implementation of IEEE 802.11n LDPC codes based on general purpose processors. In Proceedings of the 15th IEEE international conference on communication technology (ICCT) (pp. 218\u2013222)."},{"key":"1519_CR62","doi-asserted-by":"crossref","unstructured":"Delomier, Y., Le Gal, B., Crenne, J., Jego, C. (2018). Fast design of reliable, flexible and high-speed AWGN architectures with high level synthesis. In Proceedings of the 25th IEEE international conference on electronics circuits and systems (ICECS) (pp. 661\u2013664). Bordeaux.","DOI":"10.1109\/ICECS.2018.8617872"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-020-01519-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-020-01519-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-020-01519-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,2,12]],"date-time":"2021-02-12T00:20:37Z","timestamp":1613089237000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-020-01519-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2,13]]},"references-count":62,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2020,7]]}},"alternative-id":["1519"],"URL":"https:\/\/doi.org\/10.1007\/s11265-020-01519-0","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,2,13]]},"assertion":[{"value":"3 July 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 December 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 January 2020","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 February 2020","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}