{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T14:38:11Z","timestamp":1740148691585,"version":"3.37.3"},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"7","license":[{"start":{"date-parts":[[2020,3,14]],"date-time":"2020-03-14T00:00:00Z","timestamp":1584144000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,3,14]],"date-time":"2020-03-14T00:00:00Z","timestamp":1584144000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1007\/s11265-020-01528-z","type":"journal-article","created":{"date-parts":[[2020,3,14]],"date-time":"2020-03-14T08:02:49Z","timestamp":1584172969000},"page":"693-703","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["High Performance Four Segment Error Tolerant Adder for 8-bit Pixel Depth Image Processing Applications"],"prefix":"10.1007","volume":"92","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3188-6858","authenticated-orcid":false,"given":"R.","family":"Jothin","sequence":"first","affiliation":[]},{"given":"C.","family":"Vasanthanayaki","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,3,14]]},"reference":[{"issue":"1","key":"1528_CR1","doi-asserted-by":"publisher","first-page":"124","DOI":"10.1109\/TCAD.2012.2217962","volume":"32","author":"V Gupta","year":"2013","unstructured":"Gupta, V., Mohapatra, D., Raghunathan, A., & Roy, K. (2013). Lowpower digital signal processing using approximate adders. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 32(1), 124\u2013137.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"1528_CR2","unstructured":"Yang, Z., Jain, A., Liang, J., Han, J., and Lombardi, F. (2013) Approximate xor\/xnor-based adders for inexact computing, in Proc. IEEE-NANO, pp. 690\u2013693."},{"key":"1528_CR3","unstructured":"Yang, Z., Han, J., and Lombardi, F. 2015. Transmission gate-based approximate adders for inexact computing, in Proc. NANOARCH, IEEE\/ACM International Symposium on. IEEE, pp. 145\u2013150."},{"issue":"9","key":"1528_CR4","doi-asserted-by":"publisher","first-page":"1591","DOI":"10.1109\/TVLSI.2014.2355217","volume":"23","author":"CL Ing","year":"2015","unstructured":"Ing, C. L., Yi, M. Y., & Cheng, C. L. (2015). High-performance low-power carry speculative addition with variable latency. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23(9), 1591\u20131603.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"1528_CR5","doi-asserted-by":"crossref","unstructured":"Kim, S., & Kim, Y. (2016). Energy-efficient hybrid adder design by using inexact lower bits adder. IEEE Asia Pacific Conference on Circuits and Systems, APCCAS, 355\u2013357.","DOI":"10.1109\/APCCAS.2016.7803974"},{"issue":"8","key":"1528_CR6","doi-asserted-by":"publisher","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","volume":"18","author":"Z Ning","year":"2010","unstructured":"Ning, Z., Wang, L. G., Weija, Z., Kiat, S. Y., & Zhi, H. K. (2010). Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing. IEEE Transactions on Very Large Scale Integration Systems, 18(8), 1225\u20131229.","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"issue":"2","key":"1528_CR7","doi-asserted-by":"publisher","first-page":"371","DOI":"10.1109\/TVLSI.2010.2101621","volume":"20","author":"B Ramkumar","year":"2012","unstructured":"Ramkumar, B., & Kittur, H. M. (2012). Low-power and area-efficient carry select adder. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20(2), 371\u2013375.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"8","key":"1528_CR8","doi-asserted-by":"publisher","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","volume":"18","author":"N Zhu","year":"2010","unstructured":"Zhu, N., Goh, W., Zhang, W., Yeo, K., & Kong, Z. (2010). Design of low-Power high-speed truncation-error-tolerant adder and its application in digital signal processing. IEEE Transaction on VLSI Systems, 18(8), 1225\u20131229.","journal-title":"IEEE Transaction on VLSI Systems"},{"issue":"4","key":"1528_CR9","doi-asserted-by":"publisher","first-page":"850","DOI":"10.1109\/TCSI.2009.2027626","volume":"57","author":"HR Mahdiani","year":"2010","unstructured":"Mahdiani, H. R., Ahmadi, A., Fakhraie, S. M., & Lucas, C. (2010). Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications. IEEE Transactions on Circuits and Systems I: Regular Papers, 57(4), 850\u2013862.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"1528_CR10","doi-asserted-by":"publisher","unstructured":"Ebrahimi-Azandaryani, F., Akbari, O., Kamal, M., Afzali-Kusha, A., & Pedram, M. Block-based carry speculative approximate adder for energy-efficient applications. IEEE Transactions on Circuits and Systems II: Express Briefs. https:\/\/doi.org\/10.1109\/TCSII.2019.2901060.","DOI":"10.1109\/TCSII.2019.2901060"},{"key":"1528_CR11","doi-asserted-by":"crossref","unstructured":"Mrazek, Vojtech, Muhammad Abdullah Hanif, Zdenek Vasicek, Lukas Sekanina, and Muhammad Shafique. (2019) autoAx: an automatic design space exploration and circuit building methodology utilizing libraries of approximate components. In Proceedings of the 56th Annual Design Automation Conference 2019, p. 123, ACM.","DOI":"10.1145\/3316781.3317781"},{"key":"1528_CR12","doi-asserted-by":"crossref","unstructured":"Nepal, Kumud, Yueting Li, R. Iris Bahar, and Sherief Reda. (2014) ABACUS: A technique for automated behavioral synthesis of approximate computing circuits. In 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1\u20136. IEEE.","DOI":"10.7873\/DATE.2014.374"},{"key":"1528_CR13","doi-asserted-by":"crossref","unstructured":"Hanif, M. A., Marchisio, A., Arif, T., Hafiz, R., Rehman, S., & Shafique, M. (2018). X-DNNs: Systematic cross-layer approximations for energy-efficient deep neural networks. ASP Journal of Low Power Electronics (JOLPE), 14(4), 520\u2013534.","DOI":"10.1166\/jolpe.2018.1575"},{"key":"1528_CR14","doi-asserted-by":"crossref","unstructured":"Hashemi, Soheil, Hokchhay Tann, Francesco Buttafuoco, and Sherief Reda. (2018) Approximate computing for biometric security systems: A case study on iris scanning. In 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 319\u2013324. IEEE.","DOI":"10.23919\/DATE.2018.8342029"},{"key":"1528_CR15","doi-asserted-by":"crossref","unstructured":"Raha, Arnab, and Vijay Raghunathan. (2017) Towards full-system energy-accuracy tradeoffs: A case study of an approximate smart camera system. In 2017 54th ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp. 1\u20136, IEEE.","DOI":"10.1145\/3061639.3062333"},{"issue":"6","key":"1528_CR16","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1109\/MM.2018.2873951","volume":"38","author":"O Akbari","year":"2018","unstructured":"Akbari, O., et al. (2018). Towards approximate computing for coarse-grained reconfigurable architectures. IEEE Micro, 38(6), 63\u201372.","journal-title":"IEEE Micro"},{"issue":"3","key":"1528_CR17","doi-asserted-by":"publisher","first-page":"377","DOI":"10.1007\/s10836-016-5587-z","volume":"32","author":"R Jothin","year":"2016","unstructured":"Jothin, R., & Vasanthanayaki, C. (2016). High performance significance approximation error tolerance adder for image processing applications. Journal of Electronic Testing Theory and Applications, 32(3), 377\u2013384.","journal-title":"Journal of Electronic Testing Theory and Applications"},{"key":"1528_CR18","doi-asserted-by":"publisher","unstructured":"Jothin, R, Vasanthanayaki, C., (2018) High performance error tolerant adders for image processing applications, IETE Journal of Research, ISSN 0377\u20132063, https:\/\/doi.org\/10.1080\/03772063.2018.1535920.","DOI":"10.1080\/03772063.2018.1535920"},{"key":"1528_CR19","doi-asserted-by":"crossref","unstructured":"Chippa, Vinay K., Srimat T. Chakradhar, Kaushik Roy, and Anand Raghunathan. (2013). Analysis and characterization of inherent application resilience for approximate computing. In Proceedings of the 50th Annual Design Automation Conference, p. 113, ACM.","DOI":"10.1145\/2463209.2488873"},{"issue":"5","key":"1528_CR20","doi-asserted-by":"publisher","first-page":"1782","DOI":"10.1109\/TVLSI.2016.2643639","volume":"25","author":"S Venkatachalam","year":"2017","unstructured":"Venkatachalam, S., & Ko, S.-B. (2017). Design of power and area efficient approximate multipliers. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 25(5), 1782\u20131786.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"1528_CR21","doi-asserted-by":"publisher","unstructured":"Muhammad, K. A., Osman, H., and Muhammad, S., (2017). Statistical error analysis for low power approximate adders, in Proc. 54th Ann Des Autom Conf. https:\/\/doi.org\/10.1145\/3061639.3062319.","DOI":"10.1145\/3061639.3062319"},{"key":"1528_CR22","unstructured":"Cadence SOC Encounter. [Online]. Available: http:\/\/www.cadence.com."},{"key":"1528_CR23","doi-asserted-by":"crossref","unstructured":"Lau, M.S.K., Ling, K.-V., and Chu, Y.-C. (2009). Energy-aware probabilistic multiplier: Design and analysis, in Proc. Int. Conf. Compilers Archit. Synthesis Embedded Syst., Grenoble, France, pp. 281\u2013290.","DOI":"10.1145\/1629395.1629434"},{"key":"1528_CR24","volume-title":"The pocket handbook of image processing algorithms in C","author":"HR Myler","year":"2009","unstructured":"Myler, H. R., & Weeks, A. R. (2009). The pocket handbook of image processing algorithms in C. Upper Saddle River: Prentice-Hall."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-020-01528-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-020-01528-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-020-01528-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,3,14]],"date-time":"2021-03-14T00:26:28Z","timestamp":1615681588000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-020-01528-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3,14]]},"references-count":24,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2020,7]]}},"alternative-id":["1528"],"URL":"https:\/\/doi.org\/10.1007\/s11265-020-01528-z","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2020,3,14]]},"assertion":[{"value":"30 April 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 November 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 February 2020","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 March 2020","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}