{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,8]],"date-time":"2026-05-08T21:57:57Z","timestamp":1778277477397,"version":"3.51.4"},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2020,5,29]],"date-time":"2020-05-29T00:00:00Z","timestamp":1590710400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2020,5,29]],"date-time":"2020-05-29T00:00:00Z","timestamp":1590710400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2021,1]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>Stringent power budgets in battery powered platforms have led to the development of energy saving techniques such as Dynamic Voltage and Frequency scaling (DVFS). For embedded system designers to be able to ripe the benefits of these techniques, support for efficient design space exploration must be available in system level simulators. The advent of the edge computing paradigm, with power constraints in the mW domain, has rendered this even more essential. Without a fast and accurate methodology for architecture simulation and energy estimation, the benefit of new ideas and solutions cannot be evaluated. In this paper, we propose a non-intrusive application controlled DVFS management implementation in the GEM5 simulator, used with GEM5\u2019s system call emulation mode. We also propose a novel architecture independent energy model based on categorization of different measurable workload classes. Our energy model is parametrized and calibrated with power measurements on a SAM4L microcontroller board, containing an ARM Cortex M4 processor. Together with the GEM5 output statistics, the model accurately estimates the total energy consumption of our simulated system. The results from our modified GEM5 simulator are validated with representative signal processing applications. After correction of systematic offset errors, our results deviate with less than 4% compared to measurements from the SAM4L microcontroller. Our contributions in this paper can easily be tailored to other processor models in GEM5 and to future versions of GEM5. It will therefore enable system architects to explore new techniques and compare the improvements relative to existing architectures.<\/jats:p>","DOI":"10.1007\/s11265-020-01544-z","type":"journal-article","created":{"date-parts":[[2020,5,29]],"date-time":"2020-05-29T11:02:52Z","timestamp":1590750172000},"page":"33-48","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Fast and Accurate Edge Computing Energy Modeling and DVFS Implementation in GEM5 Using System Call Emulation Mode"],"prefix":"10.1007","volume":"93","author":[{"given":"Yahya H.","family":"Yassin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Magnus","family":"Jahre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9107-116X","authenticated-orcid":false,"given":"Per Gunnar","family":"Kjeldsberg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Snorre","family":"Aunet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,5,29]]},"reference":[{"key":"1544_CR1","doi-asserted-by":"crossref","unstructured":"Aleem, M., Islam, M.A., & Iqbal, M.A. (2016). A comparative study of heterogeneous processor simulators. International Journal of Computer Applications 148(12).","DOI":"10.5120\/ijca2016911316"},{"issue":"1","key":"1544_CR2","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1109\/TCSI.2011.2177004","volume":"59","author":"M Alioto","year":"2012","unstructured":"Alioto, M. (2012). Ultra-low power VLSI circuit design demystified and explained: a tutorial. IEEE Transactions on Circuits and Systems I: Regular Papers, 59(1), 3\u201329. https:\/\/doi.org\/10.1109\/TCSI.2011.2177004.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"2","key":"1544_CR3","doi-asserted-by":"publisher","first-page":"205","DOI":"10.1109\/72.80331","volume":"2","author":"AG Andreou","year":"1991","unstructured":"Andreou, A.G., Boahen, K.A., Pouliquen, P.O., Pavasovic, A., Jenkins, R.E., & Strohbehn, K. (1991). Current-mode subthreshold MOS circuits for analog VLSI neural systems. IEEE Transactions on Neural Networks, 2(2), 205\u2013213. https:\/\/doi.org\/10.1109\/72.80331.","journal-title":"IEEE Transactions on Neural Networks"},{"key":"1544_CR4","unstructured":"Atmel, S. (2015). AM4L Xplained pro user guide. http:\/\/ww1.microchip.com\/downloads\/en\/devicedoc\/Atmel-42074-SAM4L-Xplained-Pro_User-Guide.pdf."},{"key":"1544_CR5","unstructured":"Atmel. (2016). ATSAM ARM-based flash MCU SAM4L series datasheet. http:\/\/ww1.microchip.com\/downloads\/en\/DeviceDoc\/Atmel-42023-ARM-Microcontroller-ATSAM4L-Low-Power-LCD_Datasheet-Summary.pdf. 42023HS-SAM-11\/2016."},{"issue":"2","key":"1544_CR6","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T Austin","year":"2002","unstructured":"Austin, T., Larson, E., & Ernst, D. (2002). Simplescalar: an infrastructure for computer system modeling. Computer, 35(2), 59\u201367. https:\/\/doi.org\/10.1109\/2.982917.","journal-title":"Computer"},{"issue":"10","key":"1544_CR7","doi-asserted-by":"publisher","first-page":"796","DOI":"10.1016\/j.sysarc.2014.10.001","volume":"60","author":"MA Awan","year":"2014","unstructured":"Awan, M.A., & Petters, S.M. (2014). Race-to-halt energy saving strategies. Journal of Systems Architecture, 60(10), 796\u2013815. https:\/\/doi.org\/10.1016\/j.sysarc.2014.10.001.","journal-title":"Journal of Systems Architecture"},{"issue":"2","key":"1544_CR8","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., Beckmann, B., Black, G., Reinhardt, S.K., Saidi, A., Basu, A., Hestness, J., Hower, D.R., Krishna, T., Sardashti, S., Sen, R., Sewell, K., Shoaib, M., Vaish, N., Hill, M.D., & Wood, D.A. (2011). The gem5 simulator. SIGARCH Computer Architecture News, 39(2), 1\u20137.","journal-title":"SIGARCH Computer Architecture News"},{"issue":"2","key":"1544_CR9","doi-asserted-by":"publisher","first-page":"83","DOI":"10.1145\/342001.339657","volume":"28","author":"D Brooks","year":"2000","unstructured":"Brooks, D., Tiwari, V., & Martonosi, M. (2000). Wattch: a framework for architectural-level power analysis and optimizations. SIGARCH Compututer Architecture News, 28(2), 83\u201394. https:\/\/doi.org\/10.1145\/342001.339657.","journal-title":"SIGARCH Compututer Architecture News"},{"key":"1544_CR10","doi-asserted-by":"publisher","unstructured":"Carlson, T.E., Heirmant, W., & Eeckhout, L. (2011). Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation. In 2011 International Conference for High Performance Computing, Networking, Storage and Analysis (SC). https:\/\/doi.org\/10.1145\/2063384.2063454 (pp. 1\u201312).","DOI":"10.1145\/2063384.2063454"},{"issue":"4","key":"1544_CR11","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/4.126534","volume":"27","author":"AP Chandrakasan","year":"1992","unstructured":"Chandrakasan, A.P., Sheng, S., & Brodersen, R.W. (1992). Low-power CMOS digital design. IEEE Journal of Solid-State Circuits, 27(4), 473\u2013484. https:\/\/doi.org\/10.1109\/4.126534.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"1","key":"1544_CR12","doi-asserted-by":"publisher","first-page":"9","DOI":"10.1145\/2501626.2501636","volume":"13","author":"H Ghasemzadeh","year":"2013","unstructured":"Ghasemzadeh, H., & Jafari, R. (2013). Ultra low-power signal processing in wearable monitoring systems: a tiered screening architecture with optimal bit resolution. ACM Transactions on Embedded Computing Systems (TECS), 13 (1), 9.","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"},{"key":"1544_CR13","doi-asserted-by":"crossref","unstructured":"Haririan, P., & Garcia-Ortiz, A. (2014). Non-intrusive DVFS emulation in gem5 with application to self-aware architectures. In 2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC) (pp. 1\u20137).","DOI":"10.1109\/ReCoSoC.2014.6861356"},{"key":"1544_CR14","doi-asserted-by":"publisher","unstructured":"Lee, C., Potkonjak, M., & Mangione-Smith, W. (1997). Mediabench: a tool for evaluating and synthesizing multimedia and communications systems. In Thirtieth annual IEEE\/ACM international symposium on microarchitecture, 1997. Proceedings. https:\/\/doi.org\/10.1109\/MICRO.1997.645830 (pp. s330\u2013335).","DOI":"10.1109\/MICRO.1997.645830"},{"key":"1544_CR15","doi-asserted-by":"publisher","unstructured":"Lee, W., Kim, Y., Ryoo, J.H., Sunwoo, D., Gerstlauer, A., & John, L.K. (2015). Powertrain: a learning-based calibration of McPAT power models. In 2015 IEEE\/ACM International symposium on low power electronics and design (ISLPED). https:\/\/doi.org\/10.1109\/ISLPED.2015.7273512 (pp. 189\u2013194).","DOI":"10.1109\/ISLPED.2015.7273512"},{"key":"1544_CR16","doi-asserted-by":"publisher","unstructured":"Li, S., Ahn, J.H., Strong, R.D., Brockman, J.B., Tullsen, D.M., & Jouppi, N.P. (2009). McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In Proceedings of the 42nd annual IEEE\/ACM international symposium on microarchitecture, MICRO 42 (pp. 469\u2013480). New York: ACM, DOI https:\/\/doi.org\/10.1145\/1669112.1669172, (to appear in print).","DOI":"10.1145\/1669112.1669172"},{"key":"1544_CR17","doi-asserted-by":"crossref","unstructured":"Ma, Z., Marchal, P., Scarpazza, D., Yang, P., Wong, C., Gomez, J., Himpe, S., Ykman-Couvreur, C., & Catthoor, F. (2007). Systematic methodology for real-time cost-effective mapping of dynamic concurrent task-based systems on heterogeneous platforms. Springer.","DOI":"10.1007\/978-1-4020-6344-2"},{"issue":"4","key":"1544_CR18","doi-asserted-by":"publisher","first-page":"440","DOI":"10.1504\/IJCAET.2014.065419","volume":"6","author":"S Mittal","year":"2014","unstructured":"Mittal, S. (2014). A survey of techniques for improving energy efficiency in embedded computing systems. International Journal of Computer Aided Engineering and Technology, 6(4), 440\u2013459.","journal-title":"International Journal of Computer Aided Engineering and Technology"},{"key":"1544_CR19","unstructured":"Nowatzki, T., Menon, J., han Ho, C., & Sankaralingam, K. (2014). gem5, GPGPUSim, McPAT, GPUWattch, \u201cyour favorite simulator here\u201d considered harmful. In 11th Annual workshop on duplicating, deconstructing and debunking (pp. 1\u201310)."},{"issue":"1","key":"1544_CR20","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/LCA.2014.2299539","volume":"14","author":"J Power","year":"2015","unstructured":"Power, J., Hestness, J., Orr, M.S., Hill, M.D., & Wood, D.A. (2015). gem5-gpu: a heterogeneous CPU-GPU simulator. IEEE Computer Architecture Letters, 14(1), 34\u201336. https:\/\/doi.org\/10.1109\/LCA.2014.2299539.","journal-title":"IEEE Computer Architecture Letters"},{"key":"1544_CR21","doi-asserted-by":"crossref","unstructured":"Rabaey, J.M., & Pedram, M. (1996). Low power design methodologies (Vol. 336). The Springer International Series in Engineering and Computer Science.","DOI":"10.1007\/978-1-4615-2307-9"},{"issue":"5","key":"1544_CR22","doi-asserted-by":"publisher","first-page":"637","DOI":"10.1109\/JIOT.2016.2579198","volume":"3","author":"W Shi","year":"2016","unstructured":"Shi, W., Cao, J., Zhang, Q., Li, Y., & Xu, L. (2016). Edge computing: vision and challenges. IEEE Internet of Things Journal, 3(5), 637\u2013646. https:\/\/doi.org\/10.1109\/JIOT.2016.2579198.","journal-title":"IEEE Internet of Things Journal"},{"key":"1544_CR23","doi-asserted-by":"crossref","unstructured":"Spiliopoulos, V., Bagdia, A., Hansson, A., Aldworth, P., & Kaxiras, S. (2013). Introducing DVFS-management in a full-system simulator. In 2013 IEEE 21st International symposium on modelling, analysis and simulation of computer and telecommunication systems (pp. 535\u2013545).","DOI":"10.1109\/MASCOTS.2013.75"},{"key":"1544_CR24","unstructured":"STM. (2016). STM32F4 datasheet. https:\/\/www.st.com\/resource\/en\/datasheet\/dm00037051.pdf. DocID022152 Rev 8."},{"key":"1544_CR25","doi-asserted-by":"crossref","unstructured":"Ubal, R., Jang, B., Mistry, P., Schaa, D., & Kaeli, D. (2012). Multi2sim: a simulation framework for CPU-GPU computing. In Proc. of the 21st international conference on parallel architectures and compilation techniques.","DOI":"10.1145\/2370816.2370865"},{"issue":"4","key":"1544_CR26","doi-asserted-by":"publisher","first-page":"468","DOI":"10.1109\/JSSC.1984.1052168","volume":"19","author":"HJM Veendrick","year":"1984","unstructured":"Veendrick, H.J.M. (1984). Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits. IEEE Journal of Solid-State Circuits, 19(4), 468\u2013473. https:\/\/doi.org\/10.1109\/JSSC.1984.1052168.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"1544_CR27","doi-asserted-by":"publisher","unstructured":"Xi, S.L., Jacobson, H., Bose, P., Wei, G., & Brooks, D. (2015). Quantifying sources of error in McPAT and potential impacts on architectural studies. In 2015 IEEE 21st International symposium on high performance computer architecture (HPCA) (pp. 577\u2013589). https:\/\/doi.org\/10.1109\/HPCA.2015.7056064.","DOI":"10.1109\/HPCA.2015.7056064"},{"key":"1544_CR28","doi-asserted-by":"publisher","unstructured":"Yassin, Y., Kjeldsberg, P., & Catthoor, F. (2015). System scenario framework evaluation on EFM32 using the H264\/AVC encoder control structure. In 2015 European conference on circuit theory and design (ECCTD). https:\/\/doi.org\/10.1109\/ECCTD.2015.7300121 (pp. 1\u20134).","DOI":"10.1109\/ECCTD.2015.7300121"},{"key":"1544_CR29","doi-asserted-by":"publisher","first-page":"157","DOI":"10.1016\/j.micpro.2017.12.002","volume":"56","author":"Y Yassin","year":"2018","unstructured":"Yassin, Y., Kjeldsberg, P., Perkis, A., & Catthoor, F. (2018). Techniques for dynamic hardware management of streaming media applications using a framework for system scenarios. Elsevier Microprocessors and Microsystems, 56, 157\u2013168. https:\/\/doi.org\/10.1016\/j.micpro.2017.12.002.","journal-title":"Elsevier Microprocessors and Microsystems"},{"key":"1544_CR30","doi-asserted-by":"crossref","unstructured":"Yassin, Y., Kjeldsberg, P.G., Perkis, A., & Catthoor, F. (2016). Dynamic hardware management of the H264\/AVC encoder control structure using a framework for system scenarios. In 19th EUROMICRO Conference on digital system design (DSD\u201916) (pp. 1\u20138): IEEE.","DOI":"10.1109\/DSD.2016.20"},{"key":"1544_CR31","doi-asserted-by":"publisher","unstructured":"Zhang, H., Zhao, S., Pattnaik, A., Kandemir, M.T., Sivasubramaniam, A., & Das, C.R. (2019). Distilling the essence of raw video to reduce memory usage and energy at edge devices. In Proceedings of the 52nd Annual IEEE\/ACM international symposium on microarchitecture. https:\/\/doi.org\/10.1145\/3352460.3358298 (pp. 657\u2013669).","DOI":"10.1145\/3352460.3358298"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-020-01544-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11265-020-01544-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-020-01544-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,29]],"date-time":"2021-05-29T00:29:26Z","timestamp":1622248166000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11265-020-01544-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5,29]]},"references-count":31,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2021,1]]}},"alternative-id":["1544"],"URL":"https:\/\/doi.org\/10.1007\/s11265-020-01544-z","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,5,29]]},"assertion":[{"value":"27 November 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 April 2020","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 May 2020","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 May 2020","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}