{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:19:50Z","timestamp":1761581990282},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2020,6,24]],"date-time":"2020-06-24T00:00:00Z","timestamp":1592956800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,6,24]],"date-time":"2020-06-24T00:00:00Z","timestamp":1592956800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2698.004"],"award-info":[{"award-number":["2698.004"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2020,11]]},"DOI":"10.1007\/s11265-020-01555-w","type":"journal-article","created":{"date-parts":[[2020,7,30]],"date-time":"2020-07-30T14:22:00Z","timestamp":1596118920000},"page":"1247-1261","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["FARM: A Flexible Accelerator for Recurrent and Memory Augmented Neural Networks"],"prefix":"10.1007","volume":"92","author":[{"given":"Nagadastagiri","family":"Challapalle","sequence":"first","affiliation":[]},{"given":"Sahithi","family":"Rampalli","sequence":"additional","affiliation":[]},{"given":"Nicholas","family":"Jao","sequence":"additional","affiliation":[]},{"given":"Akshaykrishna","family":"Ramanathan","sequence":"additional","affiliation":[]},{"given":"John","family":"Sampson","sequence":"additional","affiliation":[]},{"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,6,24]]},"reference":[{"key":"1555_CR1","doi-asserted-by":"crossref","unstructured":"Aga, S., Jeloka, S., Subramaniyan, A., Narayanasamy, S., Blaauw, D., & Das, R. (2017). Compute caches. In 2017 IEEE International symposium on high performance computer architecture (HPCA) (pp. 481\u2013492).","DOI":"10.1109\/HPCA.2017.21"},{"issue":"6","key":"1555_CR2","doi-asserted-by":"publisher","first-page":"313","DOI":"10.1049\/ip-cds:19971587","volume":"144","author":"H Amin","year":"1997","unstructured":"Amin, H., Curtis, K. M., & Hayes-Gill, B. R. (1997). Piecewise linear approximation applied to nonlinear function of a neural network. IEE Proceedings - Circuits. Devices and Systems, 144(6), 313\u2013317.","journal-title":"Devices and Systems"},{"key":"1555_CR3","unstructured":"Bordes, A., Usunier, N., Chopra, S., & Weston, J. (2015). Large-scale Simple Question Answering with Memory Networks. arXiv:1506.02075."},{"key":"1555_CR4","doi-asserted-by":"crossref","unstructured":"Chen, R., Siriyal, S., & Prasanna, V. (2015). Energy and memory efficient mapping of bitonic sorting on FPGA. In Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (pp. 240\u2013249).","DOI":"10.1145\/2684746.2689068"},{"key":"1555_CR5","doi-asserted-by":"crossref","unstructured":"Chen, Y., Emer, J., & Sze, V. (2016). Eyeriss: a spatial architecture for Energy-Efficient dataflow for convolutional neural networks. In 2016 ACM\/IEEE 43Rd annual international symposium on computer architecture (ISCA) (pp. 367\u2013379).","DOI":"10.1109\/ISCA.2016.40"},{"key":"1555_CR6","doi-asserted-by":"crossref","unstructured":"Chi, P., Li, S., Xu, C., Zhang, T., Zhao, J., Liu, Y., Wang, Y., & Xie, Y. (2016). PRIME: A Novel Processing-in-Memory Architecture For Neural Network Computation in reRAM-based Main Memory. In 2016 ACM\/IEEE 43Rd annual international symposium on computer architecture (ISCA) (pp. 27\u201339).","DOI":"10.1109\/ISCA.2016.13"},{"key":"1555_CR7","unstructured":"Devlin, J., Chang, M. W., Lee, K., & Toutanova, K. (2018). BERT: Pre-Training of Deep Bidirectional Transformers for Language Understanding. arXiv:1810.04805."},{"key":"1555_CR8","doi-asserted-by":"crossref","unstructured":"Eckert, C., Wang, X., Wang, J., Subramaniyan, A., Iyer, R., Sylvester, D., Blaaauw, D., & Das, R. (2018). Neural cache: Bit-serial In-Cache acceleration of deep neural networks. In 2018 ACM\/IEEE 45Th annual international symposium on computer architecture (ISCA) (pp. 383\u2013396).","DOI":"10.1109\/ISCA.2018.00040"},{"issue":"6","key":"1555_CR9","doi-asserted-by":"publisher","first-page":"1040","DOI":"10.1109\/TVLSI.2018.2801302","volume":"26","author":"S George","year":"2018","unstructured":"George, S., Li, X., Liao, M. J., Ma, K., Srinivasa, S., Mohan, K., Aziz, A., Sampson, J., Gupta, S. K., & Narayanan, V. (2018). Symmetric 2-D-Memory access to multidimensional data. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 26(6), 1040\u20131050.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"1555_CR10","doi-asserted-by":"crossref","unstructured":"Graves, A., Mohamed, A., & Hinton, G. (2013). Speech recognition with deep recurrent neural networks. In 2013 IEEE International conference on acoustics, speech and signal processing (pp. 6645\u20136649).","DOI":"10.1109\/ICASSP.2013.6638947"},{"key":"1555_CR11","unstructured":"Graves, A., Wayne, G., & Danihelka, I. (2014). Neural turing machines. arXiv:1410.5401."},{"key":"1555_CR12","doi-asserted-by":"publisher","first-page":"471","DOI":"10.1038\/nature20101","volume":"538","author":"A Graves","year":"2016","unstructured":"Graves, A., Wayne, G., Reynolds, M., Harley, T., Danihelka, I., Grabska-Barwinska, A., Colmenarejo, S. G., Grefenstette, E., Ramalho, T., Agapiou, J., Badia, A. P., Hermann, K. M., Zwols, Y., Ostrovski, G., Cain, A., King, H., Summerfield, C., Blunsom, P., Kavukcuoglu, K., & Hassabis, D. (2016). Hybrid computing using a neural network with dynamic external memory. Nature, 538, 471\u2013476.","journal-title":"Nature"},{"key":"1555_CR13","doi-asserted-by":"crossref","unstructured":"Guan, Y., Yuan, Z., Sun, G., & Cong, J. (2017). Fpga-based accelerator for long short-term memory recurrent neural networks. In 2017 22Nd asia and south pacific design automation conference (ASP-DAC) (pp. 629\u2013634).","DOI":"10.1109\/ASPDAC.2017.7858394"},{"key":"1555_CR14","unstructured":"Ha, H., Hwang, U., Hong, Y., & Yoon, S. (2018). Memory-Augmented Neural networks for knowledge tracing from the perspective of learning and forgetting. In Arxiv:1805:10768."},{"key":"1555_CR15","doi-asserted-by":"crossref","unstructured":"Han, S., Kang, J., Mao, H., Hu, Y., Li, X., Li, Y., Xie, D., Luo, H., Yao, S., Wang, Y., Yang, H., & Dally, W. B. J. (2017). ESE: Efficient speech recognition engine with sparse LSTM on FPGA. In Proceedings of the 2017 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (pp. 75\u2013 84).","DOI":"10.1145\/3020078.3021745"},{"key":"1555_CR16","doi-asserted-by":"crossref","unstructured":"Hu, M., Strachan, J. P., Li, Z., Grafals, E. M., Davila, N., Graves, C., Lam, S., Ge, N., Yang, J. J., & Williams, R. S. (2016). Dot-product engine for neuromorphic computing: Programming 1T1M crossbar to accelerate matrix-vector multiplication. In 2016 53Nd ACM\/EDAC\/IEEE design automation conference (DAC) (pp. 1\u20136).","DOI":"10.1145\/2897937.2898010"},{"key":"1555_CR17","unstructured":"Intel Corporation: Intel Nervana Neural Network Processors. [online]. Available: https:\/\/www.intel.ai\/nervana-nnp\/. [Accessed: 26-Jun-2019]."},{"key":"1555_CR18","unstructured":"Intel Corporation: Intel vtune amplifier performance profiler. [online]. Available: https:\/\/software.intel.com\/en-us\/intel-vtune-amplifier-xe. [Accessed: 26- Jun-2019]."},{"key":"1555_CR19","doi-asserted-by":"crossref","unstructured":"Jouppi, N. P., Young, C., Patil, N., Patterson, D., Agrawal, G., Bajwa, R., Bates, S., Bhatia, S., Boden, N., Borchers, A., Boyle, R., Cantin, P.l., Chao, C., Clark, C., Coriell, J., Daley, M., Dau, M., Dean, J., Gelb, B., Ghaemmaghami, T.V., Gottipati, R., Gulland, W., Hagmann, R., Ho, C.R., Hogberg, D., Hu, J., Hundt, R., Hurt, D., Ibarz, J., Jaffey, A., Jaworski, A., Kaplan, A., Khaitan, H., Killebrew, D., Koch, A., Kumar, N., Lacy, S., Laudon, J., Law, J., Le, D., Leary, C., Liu, Z., Lucke, K., Lundin, A., MacKean, G., Maggiore, A., Mahony, M., Miller, K., Nagarajan, R., Narayanaswami, R., Ni, R., Nix, K., Norrie, T., Omernick, M., Penukonda, N., Phelps, A., Ross, J., Ross, M., Salek, A., Samadiani, E., Severn, C., Sizikov, G., Snelham, M., Souter, J., Steinberg, D., Swing, A., Tan, M., Thorson, G., Tian, B., Toma, H., Tuttle, E., Vasudevan, V., Walter, R., Wang, W., Wilcox, E., & Yoon, D.H. (2017). In-datacenter performance analysis of a tensor processing unit. In Proceedings of the 44th Annual International Symposium on Computer Architecture (pp. 1\u201312).","DOI":"10.1145\/3079856.3080246"},{"key":"1555_CR20","doi-asserted-by":"crossref","unstructured":"Kim, Y., Zhang, Y., & Li, P. (2012). A digital neuromorphic VLSI architecture with memristor crossbar synaptic array for machine learning. In 2012 IEEE International SOC conference (pp. 328\u2013333).","DOI":"10.1109\/SOCC.2012.6398336"},{"key":"1555_CR21","doi-asserted-by":"crossref","unstructured":"Laguna, A. F., Niemier, M., & Hu, X. S. (2019). Design of hardware-friendly memory enhanced neural networks. In 2019 Design, automation test in europe conference exhibition (DATE) (pp. 1583\u20131586).","DOI":"10.23919\/DATE.2019.8715198"},{"key":"1555_CR22","doi-asserted-by":"publisher","first-page":"1332","DOI":"10.1126\/science.aab3050","volume":"350","author":"BM Lake","year":"2015","unstructured":"Lake, B. M., Salakhutdinov, R. R., & Tenenbaum, J. B. (2015). Human-level concept learning through probabilistic program induction. Science, 350, 1332\u20131338.","journal-title":"Science"},{"key":"1555_CR23","doi-asserted-by":"crossref","unstructured":"Leboeuf, K., Namin, A. H., Muscedere, R., Wu, H., & Ahmadi, M. (2008). High speed VLSI implementation of the hyperbolic tangent sigmoid function. In 2008 Third international conference on convergence and hybrid information technology (vol. 1, pp. 1070\u20131073).","DOI":"10.1109\/ICCIT.2008.131"},{"issue":"1","key":"1555_CR24","doi-asserted-by":"publisher","first-page":"73","DOI":"10.1109\/TC.2016.2574353","volume":"66","author":"T Luo","year":"2017","unstructured":"Luo, T., Liu, S., Li, L., Wang, Y., Zhang, S., Chen, T., Xu, Z., Temam, O., & Chen, Y. (2017). Dadiannao: A Neural Network Supercomputer. IEEE Transactions on Computers, 66(1), 73\u201388.","journal-title":"IEEE Transactions on Computers"},{"key":"1555_CR25","doi-asserted-by":"crossref","unstructured":"Miller, A. H., Fisch, A., Dodge, J., Karimi, A., Bordes, A., & Weston, J. (2016). Key-Value Memory networks for directly reading documents. In EMNLP.","DOI":"10.18653\/v1\/D16-1147"},{"key":"1555_CR26","unstructured":"Nvidia Corporation: Nvidia system management interface. [online]. Available: https:\/\/developer.nvidia.com\/nvidia-system-management-interface. [Accessed: 26-Jun-2019]."},{"key":"1555_CR27","doi-asserted-by":"crossref","unstructured":"Ranjan, A., Jain, S., Stevens, J. R., Das, D., Kaul, B., & Raghunathan, A. (2019). X-mann: a crossbar based architecture for memory augmented neural networks. In Proceedings of the 56th Annual Design Automation Conference 2019 (pp. 130:1\u2013130:6).","DOI":"10.1145\/3316781.3317935"},{"key":"1555_CR28","unstructured":"Santoro, A., Bartunov, S., Botvinick, M., Wierstra, D., & Lillicrap, T. P. (2016). Meta-Learning With Memory-Augmented neural networks. In ICML (pp. 1842\u20131850)."},{"key":"1555_CR29","doi-asserted-by":"crossref","unstructured":"Shafiee, A., Nag, A., Muralimanohar, N., Balasubramonian, R., Strachan, J. P., Hu, M., Williams, R. S., & Srikumar, V. (2016). ISAAC: A convolutional neural network accelerator with In-Situ analog arithmetic in crossbars. In 2016 ACM\/IEEE 43Rd annual international symposium on computer architecture (ISCA) (pp. 14\u201326).","DOI":"10.1109\/ISCA.2016.12"},{"key":"1555_CR30","unstructured":"Sukhbaatar, S., Szlam, A., Weston, J., & Fergus, R. (2015). End-To-End Memory Networks. Curran Associates, Inc. http:\/\/papers.nips.cc\/paper\/5846-end-to-end-memory-networks.pdf, (Vol. 28 pp. 2440\u20132448)."},{"key":"1555_CR31","unstructured":"Synopsys: [online]. Available: https:\/\/www.synopsys.com\/community\/university-program\/teaching-resources.html. [Accessed: 26- Jun- 2019]."},{"key":"1555_CR32","first-page":"5998","volume":"30","author":"A Vaswani","year":"2017","unstructured":"Vaswani, A., Shazeer, N., Parmar, N., Uszkoreit, J., Jones, L., Gomez, A.N., Kaiser, L.u., & Polosukhin, I. (2017). Attention is All you Need. Advances in Neural Information Processing Systems, 30, 5998\u20136008. Curran Associates, Inc.. http:\/\/papers.nips.cc\/paper\/7181-attention-is-all-you-need.pdf.","journal-title":"Advances in Neural Information Processing Systems"},{"key":"1555_CR33","first-page":"3630","volume":"29","author":"O Vinyals","year":"2016","unstructured":"Vinyals, O., Blundell, C., Lillicrap, T., Kavukcuoglu, k., & Wierstra, D. (2016). Matching Networks for One Shot Learning. Advances in Neural Information Processing Systems, 29, 3630\u20133638. Curran Associates, Inc. http:\/\/papers.nips.cc\/paper\/6385-matching-networks-for-one-shot-learning.pdf.","journal-title":"Advances in Neural Information Processing Systems"},{"key":"1555_CR34","unstructured":"Weston, J., Bordes, A., Chopra, S., & Mikolov, T. (2016). Towards AI-complete Question Answering: A Set of Prerequisite Toy Tasks. CoRR arXiv:1502.05698."},{"key":"1555_CR35","unstructured":"Weston, J., Chopra, S., & Bordes, A. (2015). Memory networks. In 3Rd international conference on learning representations, ICLR."},{"key":"1555_CR36","unstructured":"Yin, W., Kann, K., Yu, M., & Sch\u00fctze, H. (2017). Comparative study of CNN and RNN for natural language processing. arXiv:1702.01923."},{"key":"1555_CR37","doi-asserted-by":"crossref","unstructured":"Zhang, J., Shi, X., King, I., & Yeung, D. Y. (2017). Dynamic Key-Value memory networks for knowledge tracing. In Proceedings of the 26th International Conference on World Wide Web, WWW \u201917 (pp. 765\u2013774).","DOI":"10.1145\/3038912.3052580"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-020-01555-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11265-020-01555-w\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-020-01555-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,23]],"date-time":"2021-06-23T23:22:24Z","timestamp":1624490544000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11265-020-01555-w"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6,24]]},"references-count":37,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2020,11]]}},"alternative-id":["1555"],"URL":"https:\/\/doi.org\/10.1007\/s11265-020-01555-w","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2020,6,24]]},"assertion":[{"value":"20 September 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"25 April 2020","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 May 2020","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 June 2020","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}