{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T14:38:13Z","timestamp":1740148693010,"version":"3.37.3"},"reference-count":45,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2020,7,11]],"date-time":"2020-07-11T00:00:00Z","timestamp":1594425600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,7,11]],"date-time":"2020-07-11T00:00:00Z","timestamp":1594425600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1007\/s11265-020-01568-5","type":"journal-article","created":{"date-parts":[[2020,7,11]],"date-time":"2020-07-11T15:02:41Z","timestamp":1594479761000},"page":"1091-1099","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Pipeline Synthesis and Optimization from Branched Feedback Dataflow Programs"],"prefix":"10.1007","volume":"92","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1941-0806","authenticated-orcid":false,"given":"Anatoly","family":"Prihozhy","sequence":"first","affiliation":[]},{"given":"Simone","family":"Casale-Brunet","sequence":"additional","affiliation":[]},{"given":"Endri","family":"Bezati","sequence":"additional","affiliation":[]},{"given":"Marco","family":"Mattavelli","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,7,11]]},"reference":[{"key":"1568_CR1","doi-asserted-by":"publisher","first-page":"356","DOI":"10.1109\/43.3169","volume":"7","author":"N Park","year":"1988","unstructured":"Park, N., & Parker, A. C. (March 1988). Sehwa: A software package for synthesis of pipelines from behavioral specifications. IEEE Transactions on CAD of ICs, 7, 356\u2013370.","journal-title":"IEEE Transactions on CAD of ICs"},{"key":"1568_CR2","unstructured":"K. S. Hwang, A. E. Casavant, C.-T. Chang, and M. A. d\u2019Abreu, \u201cScheduling and hardware sharing in pipelined data paths,\u201d in Proc. ICCAD-89, November 1989, pp. 24\u201327."},{"key":"1568_CR3","unstructured":"E. M. Girczyc, \u201cLoop winding - a data flow approach to functional pipelining,\u201d in Proc. of the IEEE ISCAS, May 1987, pp. 382\u2013385."},{"issue":"9","key":"1568_CR4","doi-asserted-by":"publisher","first-page":"1279","DOI":"10.1109\/43.240075","volume":"12","author":"C-T Hwang","year":"1993","unstructured":"Hwang, C.-T., Hsu, Y.-C., & Lin, Y.-L. (September 1993). Pls: A scheduler for pipeline synthesis. Transactions Comparative-Aided Design Integrative Cirugia Systems, 12(9), 1279\u20131286.","journal-title":"Transactions Comparative-Aided Design Integrative Cirugia Systems"},{"issue":"3","key":"1568_CR5","doi-asserted-by":"publisher","first-page":"292","DOI":"10.1109\/92.311638","volume":"2","author":"H-S Jun","year":"1994","unstructured":"Jun, H.-S., & Hwang, S.-Y. (Sep 1994). Design of a pipelined datapath synthesis system for digital signal processing. IEEE Transactions VLSI Syst., 2(3), 292\u2013303.","journal-title":"IEEE Transactions VLSI Syst."},{"issue":"2","key":"1568_CR6","doi-asserted-by":"publisher","first-page":"181","DOI":"10.1109\/92.502191","volume":"4","author":"S Bakshi","year":"1996","unstructured":"Bakshi, S., & Gajski, D. D. (June 1996). Component selection for high-performance pipelines. IEEE Transactions VLSI System, 4(2), 181\u2013194.","journal-title":"IEEE Transactions VLSI System"},{"key":"1568_CR7","doi-asserted-by":"publisher","unstructured":"A.-H. Ab Rahman, A. Prihozhy, and M. Mattavelli, \u201cPipeline synthesis and optimization of FPGA-based video processing applications with CAL,\u201d EURASIP Journal on Image and Video Processing, vol. 2011:19, pp. 1\u201328, 2011. https:\/\/doi.org\/10.1186\/1687-5281-2011-19.","DOI":"10.1186\/1687-5281-2011-19"},{"issue":"10","key":"1568_CR8","doi-asserted-by":"publisher","first-page":"1613","DOI":"10.1109\/TCAD.2015.2427278","volume":"34","author":"A Prihozhy","year":"2015","unstructured":"Prihozhy, A., Bezati, E., Ab Rahman, A.-H., & Mattavelli, M. (2015). Synthesis and optimization of pipelines for HW implementations of dataflow programs. IEEE Transactions on CAD, 34(10), 1613\u20131626.","journal-title":"IEEE Transactions on CAD"},{"key":"1568_CR9","doi-asserted-by":"crossref","unstructured":"A. Prihozhy, S. Casale-Brunet, E. Bezati and M. Mattavelli. \u201cEfficient Dynamic Optimization Heuristics for Dataflow Pipelines,\u201d IEEE International Workshop on Signal Processing Systems, IEEE, pp. 337\u2013342, October 2018.","DOI":"10.1109\/SiPS.2018.8598386"},{"key":"1568_CR10","unstructured":"J. Eker and J. Janneck, CAL language report: Specification of the CAL actor language. University of California-Berkeley, December 2003."},{"issue":"3","key":"1568_CR11","doi-asserted-by":"publisher","first-page":"159","DOI":"10.1109\/MSP.2010.936032","volume":"27","author":"M Mattavelli","year":"2010","unstructured":"Mattavelli, M., Amer, I., & Raulet, M. (2010). \u201cThe reconfigurable video coding standard\u201d [standards in a nutshell]. Signal Processing Magazine, IEEE, 27(3), 159\u2013167.","journal-title":"Signal Processing Magazine, IEEE"},{"key":"1568_CR12","doi-asserted-by":"crossref","unstructured":"Z. Zhang, B. Liu. \u201cSDC-Based Modulo Scheduling for Pipeline Synthesis,\u201d IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 211\u2013218, November 2013.","DOI":"10.1109\/ICCAD.2013.6691121"},{"issue":"2","key":"1568_CR13","doi-asserted-by":"publisher","first-page":"234","DOI":"10.1109\/43.908452","volume":"20","author":"M Weinhardt","year":"2001","unstructured":"Weinhardt, M., & Luk, W. (Feb. 2001). Pipeline vectorization. Transactions Comparative-Aided Design Integrative Cirurgica System, 20(2), 234\u2013248.","journal-title":"Transactions Comparative-Aided Design Integrative Cirurgica System"},{"key":"1568_CR14","doi-asserted-by":"crossref","unstructured":"G. Demicheli, \u201cHardware synthesis from C\/C++ models,\u201d in Design, Automation and Test in Europe Conference and Exhibition 1999, pp. 382\u2013383.","DOI":"10.1145\/307418.307527"},{"key":"1568_CR15","first-page":"135","volume-title":"High-level synthesis through transforming VHDL models","author":"A Prihozhy","year":"2001","unstructured":"Prihozhy, A. (2001). High-level synthesis through transforming VHDL models (pp. 135\u2013146). System-on-Chip Methodologies & Design Languages, Kluwer Academic Publishers, Springer: Boston, MA."},{"key":"1568_CR16","doi-asserted-by":"crossref","unstructured":"L.-F. Chao, A. LaPaugh, and E.-M. Sha, \u201cRotation scheduling: A loop pipelining algorithm,\u201d Transactions Comparative-Aided Design Integrative Cirurgica System, vol. 16, no. 3, pp. 229\u2013239, Mar 1997.","DOI":"10.1109\/43.594829"},{"issue":"8","key":"1568_CR17","doi-asserted-by":"publisher","first-page":"945","DOI":"10.1109\/43.402495","volume":"14","author":"WFJ Verhaegh","year":"1995","unstructured":"Verhaegh, W. F. J., Lippens, P. E. R., Aarts, E. H. L., Korst, J. H. M., Van Meerbergen, J., & van der Werf, A. (1995). Improved force-directed scheduling in high-throughput digital signal processing. Transactions Comparative-Aided Design Integrative Cirurgica System, 14(8), 945\u2013960.","journal-title":"Transactions Comparative-Aided Design Integrative Cirurgica System"},{"key":"1568_CR18","doi-asserted-by":"crossref","unstructured":"E. Nurvitadhi, J. Hoe, T. Kam, and S. Lu, \u201cAutomatic pipelining from transactional datapath specifications,\u201d Transactions Comparative-Aided Design Integrative Cirurgica System, vol. 30, no. 3, pp. 441\u2013454, 2011.","DOI":"10.1109\/TCAD.2010.2088950"},{"issue":"3","key":"1568_CR19","doi-asserted-by":"publisher","first-page":"409","DOI":"10.1109\/TCAD.2008.915533","volume":"27","author":"S Oh","year":"2008","unstructured":"Oh, S., Kim, T. G., Cho, J., & Bozorgzadeh, E. (2008). Speculative loop pipelining in binary translation for hardware acceleration. Transactions Comparative-Aided Design Integrative Cirurgica System, 27(3), 409\u2013422.","journal-title":"Transactions Comparative-Aided Design Integrative Cirurgica System"},{"key":"1568_CR20","first-page":"130","volume":"2011","author":"J Serot","year":"2011","unstructured":"Serot, J., Berry, F., & Ahmed, S. (2011). Implementing Stream-Processing Applications on FPGAs: A DSL-Based Approach. 21st International Conference on Field Programmable Logic and Applications, Chania, 2011, 130\u2013137.","journal-title":"21st International Conference on Field Programmable Logic and Applications, Chania"},{"issue":"6","key":"1568_CR21","doi-asserted-by":"publisher","first-page":"661","DOI":"10.1109\/43.31522","volume":"8","author":"PG Paulin","year":"1989","unstructured":"Paulin, P. G., & Knight, J. P. (1989). Force-directed scheduling for the behavioral synthesis of ASIC\u2019s. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 8(6), 661\u2013679.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"1\u20132","key":"1568_CR22","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/S0167-9260(97)00002-3","volume":"22","author":"N Shenoy","year":"1997","unstructured":"Shenoy, N. (1997). Retiming: Theory and practice. VLSI J Integrative, 22(1\u20132), 1\u201321.","journal-title":"VLSI J Integrative"},{"key":"1568_CR23","doi-asserted-by":"crossref","unstructured":"R. Potasman, J. Lis, A. Aiken, and A. Nicolau, \u201cPercolation based synthesis,\u201d in Proc. 27th Design Automation Conf., 1990, pp. 444\u2013449.","DOI":"10.1145\/123186.123333"},{"issue":"11","key":"1568_CR24","first-page":"1777","volume":"29","author":"H Javaid","year":"2010","unstructured":"Javaid, H., Ignjatovic, A., & Parameswaran, S. (2010). Rapid design space exploration of application specific heterogeneous pipelined multiprocessor systems. Transactions Comparative-Aided Integrative, 29(11), 1777\u20131789.","journal-title":"Transactions Comparative-Aided Integrative"},{"issue":"4","key":"1568_CR25","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1145\/1014192.802449","volume":"12","author":"BR Rau","year":"1981","unstructured":"Rau, B. R., & Glaeser, C. D. (1981). Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing. ACM SIGMICRO Newsletter, 12(4), 183\u2013198.","journal-title":"ACM SIGMICRO Newsletter"},{"key":"1568_CR26","doi-asserted-by":"crossref","unstructured":"J. Codina, J. Llosa, and A. Gonz\u2019alez. \u201cA Comparative Study of Modulo Scheduling Techniques,\u201d Int\u2019l Conf. on Supercomputing, pp. 97\u2013106, 2002.","DOI":"10.1145\/514191.514208"},{"key":"1568_CR27","doi-asserted-by":"crossref","unstructured":"Y. Ben-Asher, D. Meisler, and N. Rotem. Reducing Memory Constraints in Modulo Scheduling Synthesis for FPGAs. ACM Trans. on Reconfigurable Technology and Systems, 3(3), 2010.","DOI":"10.1145\/1839480.1839485"},{"key":"1568_CR28","doi-asserted-by":"crossref","unstructured":"Rau, B. R. (1994). Iterative modulo scheduling: An algorithm for software pipelining loops. Int\u2019l Symposium on Microarchitecture, 63\u201374.","DOI":"10.1145\/192724.192731"},{"issue":"2","key":"1568_CR29","doi-asserted-by":"publisher","first-page":"254","DOI":"10.1109\/TCAD.2006.887923","volume":"26","author":"W Sun","year":"2007","unstructured":"Sun, W., Wirthlin, M., & Neuendorffer, S. (2007). FPGA pipeline synthesis design exploration using module selection and resource sharing. Transaction Comparative-Aided Design Integrative Cirurgica System, 26(2), 254\u2013265.","journal-title":"Transaction Comparative-Aided Design Integrative Cirurgica System"},{"key":"1568_CR30","doi-asserted-by":"crossref","unstructured":"J. Llosa, E. Ayguad\u2019e, A. Gonzalez, M. Valero, and J. Eckhardt. \u201cLifetime-Sensitive Modulo Scheduling in a Production Environment,\u201d IEEE Trans. on Computers, 50(3), 2001.","DOI":"10.1109\/12.910814"},{"key":"1568_CR31","doi-asserted-by":"crossref","unstructured":"R. A. Huff. \u201cLifetime-sensitive modulo scheduling,\u201d ACM SIGPLAN Conf. on Programming Languages Design and Implementation, pp. 258\u2013267, June 1993.","DOI":"10.1145\/173262.155115"},{"key":"1568_CR32","doi-asserted-by":"crossref","unstructured":"C. Hewitt. \u201cViewing control structures as patterns of passing messages. Journal of Artificial Intelligence,\u201d 8(3):323{363, June 1977.","DOI":"10.1016\/0004-3702(77)90033-9"},{"key":"1568_CR33","doi-asserted-by":"crossref","unstructured":"M. Wipliez, G. Roquier, and J. Nezan, \u201cSoftware Code Generation for the RVC-CAL Language,\u201d Journal of Signal Processing Systems, 63(2),2011, pp. 1\u20139.","DOI":"10.1007\/s11265-009-0390-z"},{"key":"1568_CR34","unstructured":"E. Bezati, S. Casale-Brunet, M. Mattavelli, and J. Janneck, \u201cSynthesis and optimization of high-level stream programs,\u201d in The 2013 Electronic System Level Synthesis Conference, 2013, pp. 1\u20136."},{"key":"1568_CR35","volume-title":"Methods to explore design space for MPEG RVC codec specifications","author":"M Mattavelli","year":"2013","unstructured":"Mattavelli, M., Casale-Brunet, S., Elguindy, A., Bezati, E., Thavot, R., Roquier, G., & Janneck, J. (2013). Methods to explore design space for MPEG RVC codec specifications. Signal processing Image Communication: Elsevier."},{"issue":"4","key":"1568_CR36","first-page":"699","volume":"36","author":"E Bezati","year":"2017","unstructured":"Bezati, E., Casale-Brunet, S., Mattavelli, M., & Janneck, J. W. (2017). Clock-gating of streaming applications for energy efficient implementations on FPGAs. In: IEEE Transaction on CAD of Integrated Circuits and Systems, 36(4), 699\u2013703.","journal-title":"In: IEEE Transaction on CAD of Integrated Circuits and Systems"},{"key":"1568_CR37","doi-asserted-by":"crossref","unstructured":"Palumbo, F., Sau, C., Fanni, T., Meloni, P., Raffo, L.: Dataflow-based design of coarse-grained reconfigurable platforms. In: 2016 IEEE International Workshop on Signal Processing Systems, SiPS 2016.","DOI":"10.1109\/SiPS.2016.30"},{"key":"1568_CR38","doi-asserted-by":"crossref","unstructured":"Sau, C., Fanni, L., Meloni, P., Raffo, L., Palumbo, F.: Reconfigurable coprocessors synthesis in the MPEG-RVC domain. In:2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015.","DOI":"10.1109\/ReConFig.2015.7393351"},{"issue":"3","key":"1568_CR39","doi-asserted-by":"publisher","first-page":"499","DOI":"10.1109\/TCE.2014.6937336","volume":"60","author":"R Ren","year":"2014","unstructured":"Ren, R., Juarez, E., Sanz, C., Raulet, M., & Pescador, F. (2014). Energy-aware decoder management: A case study on RVC-CAL specification based on just-in-time adaptive decoder engine. IEEE Transaction Consumer Electronics, 60(3), 499\u2013507.","journal-title":"IEEE Transaction Consumer Electronics"},{"key":"1568_CR40","doi-asserted-by":"crossref","unstructured":"Palumbo, F., Sau, C., Raffo, L.: DSE and profiling of multi-context coarse-grained reconfigurable systems. In: 8th International Symposium on Image and Signal Processing and Analysis, ISPA 2013.","DOI":"10.1109\/ISPA.2013.6703836"},{"key":"1568_CR41","doi-asserted-by":"crossref","unstructured":"Gorin, J., Yviquel, H., Preteux, F.J., Raulet, M.: Just-in-time adaptive decoder engine: A universal video decoder based on MPEG RVC. In: Conference on Multimedia, 2011.","DOI":"10.1145\/2072298.2072426"},{"key":"1568_CR42","doi-asserted-by":"crossref","unstructured":"Beaumin, C., Sentieys, O., Casseau, E., Carer, A.: A coarse-grain reconfigurable hardware architecture for rvc-cal-based design. In: Design and Architectures for Signal and Image Processing, DASIP 2010.","DOI":"10.1109\/DASIP.2010.5706259"},{"key":"1568_CR43","doi-asserted-by":"crossref","unstructured":"Amer, I., Lucarz, C., Mattavelli, M., Raulet, M., Nezan, J., Deforges, O.: Reconfigurable video coding on multicore: An overview of its main objectives. In: IEEE Signal Processing Magazine, 26(6), 113\u2013123, 2009.","DOI":"10.1109\/MSP.2009.934107"},{"key":"1568_CR44","doi-asserted-by":"crossref","unstructured":"Roquier, G., Wipliez, M., Raulet, M., Janneck, J.W., Miller, I.D., Parlour, D.B.: Automatic software synthesis of dataflow program: An MPEG-4 simple profile decoder case study. In: IEEE Workshop on Signal Processing Systems, SiPS 2008.","DOI":"10.1109\/SIPS.2008.4671776"},{"key":"1568_CR45","doi-asserted-by":"crossref","unstructured":"M. Canale, S. Casale-Brunet, E. Bezati, M. Mattavelli, J. Janneck: \"Dataflow Programs Analysis and Optimization Using Model Predictive Control Techniques\", Journal of Signal Processing Systems, 2016, Vol: 84, No. 3, Pages 371\u2014381.","DOI":"10.1007\/s11265-015-1083-4"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-020-01568-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11265-020-01568-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-020-01568-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,2]],"date-time":"2022-11-02T10:54:17Z","timestamp":1667386457000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11265-020-01568-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,11]]},"references-count":45,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2020,10]]}},"alternative-id":["1568"],"URL":"https:\/\/doi.org\/10.1007\/s11265-020-01568-5","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2020,7,11]]},"assertion":[{"value":"18 April 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 June 2020","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 June 2020","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 July 2020","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}