{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:02:34Z","timestamp":1781884954134,"version":"3.54.5"},"reference-count":42,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2020,10,30]],"date-time":"2020-10-30T00:00:00Z","timestamp":1604016000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,10,30]],"date-time":"2020-10-30T00:00:00Z","timestamp":1604016000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1007\/s11265-020-01603-5","type":"journal-article","created":{"date-parts":[[2020,10,30]],"date-time":"2020-10-30T17:04:16Z","timestamp":1604077456000},"page":"439-459","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["A Memory Reliability Enhancement Technique for Multi Bit Upsets"],"prefix":"10.1007","volume":"93","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5410-4556","authenticated-orcid":false,"given":"Alexandre","family":"Chabot","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ihsen","family":"Alouani","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"R\u00e9da","family":"Nouacer","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Smail","family":"Niar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2020,10,30]]},"reference":[{"issue":"1","key":"1603_CR1","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1147\/rd.401.0003","volume":"40","author":"JF Ziegler","year":"1996","unstructured":"Ziegler, J.F., Curtis, H.W., Muhlfeld, H.P., Montrose, C.J., Chin, B., Nicewicz, M., Russell, C.A., Wang, W.Y., Freeman, L.B., Hosier, P., LaFave, L.E., Walsh, J.L., Orro, J.M., Unger, G.J., Ross, J.M., O\u2019Gorman, T.J., Messina, B., Sullivan, T.D., Sykes, A.J., Yourke, H., Enger, T.A., Tolat, V., Scott, T.S., Taber, A.H., Sussman, R.J., Klein, W.A., & Wahaus, C.W. (1996). Ibm experiments in soft fails in computer electronics (1978\u20131994). IBM Journal of Research and Development, 40(1), 3\u201318.","journal-title":"IBM Journal of Research and Development"},{"key":"1603_CR2","doi-asserted-by":"crossref","unstructured":"Dixit, A., & Wood, A. (2011). Impact of new technology on soft error rates. Reliability Physics Symposim (IRPS), 486\u2013492.","DOI":"10.1109\/IRPS.2011.5784522"},{"key":"1603_CR3","unstructured":"Semiconductor industry association, international technology roadmap for semiconductors. http:\/\/www.itrs.net."},{"key":"1603_CR4","doi-asserted-by":"publisher","unstructured":"Rehman, S., Shafique, M., & Henkel, J. (2016). Reliable software for unreliable hardware: A cross layer perspective. https:\/\/doi.org\/10.1007\/978-3-319-25772-3.","DOI":"10.1007\/978-3-319-25772-3"},{"key":"1603_CR5","unstructured":"Pintard, L. (2015). From safety analysis to experimental validation by fault injection - case of automotive embedded systems, Ph.D. thesis, University of Toulouse, France."},{"issue":"1","key":"1603_CR6","doi-asserted-by":"publisher","first-page":"11","DOI":"10.1109\/TDSC.2004.2","volume":"1","author":"A Avizienis","year":"2004","unstructured":"Avizienis, A., Laprie, J.C., Randell, B., & Landwehr, C. (2004). Basic concepts and taxonomy of dependable and secure computing. IEEE Transactions on Dependable and Secure Computing, 1(1), 11\u201333.","journal-title":"IEEE Transactions on Dependable and Secure Computing"},{"issue":"4","key":"1603_CR7","doi-asserted-by":"publisher","first-page":"75","DOI":"10.1109\/2.585157","volume":"30","author":"M-C Hsueh","year":"1997","unstructured":"Hsueh, M.-C., Tsai, T.K., & Iyer, R.K. (1997). Fault injection techniques and tools. Computer, 30(4), 75\u201382.","journal-title":"Computer"},{"key":"1603_CR8","doi-asserted-by":"publisher","first-page":"2586","DOI":"10.1109\/23.903813","volume":"47","author":"P Hazucha","year":"2001","unstructured":"Hazucha, P., & Svensson, C. (2001). Impact of cmos technology scaling on the atmospheric neutron soft error rate. IEEE Transactions on Nuclear Science, 47, 2586\u20132594. https:\/\/doi.org\/10.1109\/23.903813.","journal-title":"IEEE Transactions on Nuclear Science"},{"key":"1603_CR9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-5646-8","volume-title":"Radiation effects on embedded systems","author":"R Velazco","year":"2007","unstructured":"Velazco, R., Fouillat, P., & Reis, R. (2007). Radiation effects on embedded systems. Berlin: Springer."},{"key":"1603_CR10","unstructured":"Moore, G.E. Creaming more components onto integrated circuits. Electronics 38(8)."},{"issue":"6","key":"1603_CR11","doi-asserted-by":"publisher","first-page":"2433","DOI":"10.1109\/TNS.2005.860675","volume":"52","author":"D Radaelli","year":"2005","unstructured":"Radaelli, D., Puchner, H., Wong, S., & Daniel, S. (2005). Investigation of multi-bit upsets in a 150 nm technology sram device. IEEE Transactions on Nuclear Science, 52(6), 2433\u20132437.","journal-title":"IEEE Transactions on Nuclear Science"},{"issue":"6","key":"1603_CR12","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.2005.110","volume":"25","author":"S Borkar","year":"2005","unstructured":"Borkar, S. (2005). Designing reliable systems from unreliable components: the challenges of transistor variability and degradation. IEEE Micro, 25(6), 10\u201316. https:\/\/doi.org\/10.1109\/MM.2005.110.","journal-title":"IEEE Micro"},{"key":"1603_CR13","doi-asserted-by":"crossref","unstructured":"Hartman, A.S., Thomas, D.E., & Meyer, B.H. (2010). A case for lifetime-aware task mapping in embedded chip multiprocessors. In 2010 IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS) (pp. 145\u2013154).","DOI":"10.1145\/1878961.1878987"},{"issue":"10","key":"1603_CR14","doi-asserted-by":"publisher","first-page":"1382","DOI":"10.1109\/TC.2009.56","volume":"58","author":"D Zhu","year":"2009","unstructured":"Zhu, D., & Aydin, H. (2009). Reliability-aware energy management for periodic real-time tasks. IEEE Transactions on Computers, 58(10), 1382\u20131397.","journal-title":"IEEE Transactions on Computers"},{"key":"1603_CR15","unstructured":"FIDES-Group, Reliability Methodology for Electronic Systems (2010)."},{"issue":"4","key":"1603_CR16","doi-asserted-by":"publisher","first-page":"412","DOI":"10.1109\/PGEC.1967.264644","volume":"16","author":"FH Hardie","year":"1967","unstructured":"Hardie, F.H., & Suhocki, R.J. (1967). Design and use of fault simulation for saturn computer design. IEEE Transactions on Electronic Computers EC, 16(4), 412\u2013429. https:\/\/doi.org\/10.1109\/PGEC.1967.264644.","journal-title":"IEEE Transactions on Electronic Computers EC"},{"key":"1603_CR17","doi-asserted-by":"crossref","unstructured":"Kooli, M., Bosio, A., Benoit, P., & Torres, L. (2015). Software testing and software fault injection. In 2015 10th International Conference on Design Technology of Integrated Systems in Nanoscale Era (DTIS) (pp. 1\u20136).","DOI":"10.1109\/DTIS.2015.7127370"},{"key":"1603_CR18","doi-asserted-by":"crossref","unstructured":"Kooli, M., & Natale, G.D. (2014). A survey on simulation-based fault injection tools for complex systems. In 2014 9th IEEE International Conference on Design Technology of Integrated Systems in Nanoscale Era (DTIS) (pp. 1\u20136).","DOI":"10.1109\/DTIS.2014.6850649"},{"key":"1603_CR19","doi-asserted-by":"publisher","unstructured":"Anceau, S., Bleuet, P., Cl\u00e9di\u00e8re, J., Maingault, L., luc Rainard, J., & Tucoulou, R. (2017). Nanofocused x-ray beam to reprogram secure circuits. In Cryptographic Hardware and Embedded Systems \u2013 CHES 2017 of Lecture Notes in Computer Science. https:\/\/doi.org\/10.1007\/978-3-319-66787-4_9, (Vol. 10529 pp. 175\u2013188): Springer.","DOI":"10.1007\/978-3-319-66787-4_9"},{"key":"1603_CR20","doi-asserted-by":"publisher","unstructured":"Abbasitabar, H., Zarandi, H.R., & Salamat, R. (2012). Susceptibility analysis of leon3 embedded processor against multiple event transients and upsets. In 2012 IEEE 15th International Conference on Computational Science and Engineering. https:\/\/doi.org\/10.1109\/ICCSE.2012.81 (pp. 548\u2013553).","DOI":"10.1109\/ICCSE.2012.81"},{"key":"1603_CR21","doi-asserted-by":"publisher","unstructured":"Benjamin, P., Erraguntla, M., Delen, D., & Mayer, R. (1998). Simulation modeling at multiple levels of abstraction. In 1998 Winter Simulation Conference. Proceedings (Cat. No.98CH36274). https:\/\/doi.org\/10.1109\/WSC.1998.745013, (Vol. 1 pp. 391\u2013398).","DOI":"10.1109\/WSC.1998.745013"},{"issue":"12","key":"1603_CR22","doi-asserted-by":"publisher","first-page":"11","DOI":"10.1109\/MC.1983.1654264","volume":"16","author":"DD Gajski","year":"1983","unstructured":"Gajski, D.D., & Kuhn, R.H. (1983). New vlsi tools. Computer, 16(12), 11\u201314. https:\/\/doi.org\/10.1109\/MC.1983.1654264.","journal-title":"Computer"},{"key":"1603_CR23","unstructured":"Accellera, Systemc standard download page (2011). http:\/\/www.accellera.org\/downloads\/standards\/systemc."},{"issue":"2","key":"1603_CR24","doi-asserted-by":"publisher","first-page":"248","DOI":"10.1109\/12.364536","volume":"44","author":"GA Kanawati","year":"1995","unstructured":"Kanawati, G.A., Kanawati, N.A., & Abraham, J.A. (1995). Ferrari: a flexible software-based fault and error injection system. IEEE Transactions on Computers, 44(2), 248\u2013260.","journal-title":"IEEE Transactions on Computers"},{"key":"1603_CR25","doi-asserted-by":"crossref","unstructured":"Sanches, B.P., Basso, T., & Moraes, R. (2011). J-swfit: A java software fault injection tool. In 2011 5th Latin-American Symposium on Dependable Computing (pp. 106\u2013115).","DOI":"10.1109\/LADC.2011.20"},{"key":"1603_CR26","doi-asserted-by":"publisher","unstructured":"Li, D., Vetter, J.S., & Yu, W. (2012). Classifying soft error vulnerabilities in extreme-scale scientific applications using a binary instrumentation tool. In SC \u201912: Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis. https:\/\/doi.org\/10.1109\/SC.2012.29 (pp. 1\u201311).","DOI":"10.1109\/SC.2012.29"},{"key":"1603_CR27","doi-asserted-by":"publisher","unstructured":"Hari, S.K.S., Tsai, T., Stephenson, M., Keckler, S.W., & Emer, J. (2017). Sassifi: An architecture-level fault injection tool for gpu application resilience evaluation. In 2017 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). https:\/\/doi.org\/10.1109\/ISPASS.2017.7975296 (pp. 249\u2013258).","DOI":"10.1109\/ISPASS.2017.7975296"},{"key":"1603_CR28","doi-asserted-by":"crossref","unstructured":"Kaliorakis, M., Tselonis, S., Chatzidimitriou, A., Foutris, N., & Gizopoulos, D. (2015). Differential fault injection on microarchitectural simulators. In 2015 IEEE international symposium on Workload characterization (IISWC).","DOI":"10.1109\/IISWC.2015.28"},{"key":"1603_CR29","unstructured":"Cheng, E., Mirkhani, S., Szafaryn, L.G., Cher, C., Cho, H., Skadron, K., Stan, M.R., Lilja, K., Abraham, J.A., Bose, P., & Mitra, S. CLEAR: cross-layer exploration for architecting resilience - combining hardware and software techniques to tolerate soft errors in processor cores, 1604.03062."},{"key":"1603_CR30","doi-asserted-by":"publisher","unstructured":"Ozdemir, S., Sinha, D., Memik, G., Adams, J., & Zhou, H. (2006). Yield-aware cache architectures. In 2006 39th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201906). https:\/\/doi.org\/10.1109\/MICRO.2006.52 (pp. 15\u201325).","DOI":"10.1109\/MICRO.2006.52"},{"issue":"5","key":"1603_CR31","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1109\/40.877951","volume":"20","author":"N Quach","year":"2000","unstructured":"Quach, N. (2000). High availability and reliability in the itanium processor. IEEE Micro, 20(5), 61\u201369. https:\/\/doi.org\/10.1109\/40.877951.","journal-title":"IEEE Micro"},{"key":"1603_CR32","doi-asserted-by":"publisher","unstructured":"Alouani, I., Niar, S., Kurdahi, F., & Abid, M. (2012). Parity-based mono-copy cache for low power consumption and high reliability. In 2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP). https:\/\/doi.org\/10.1109\/RSP.2012.6380689 (pp. 44\u201348).","DOI":"10.1109\/RSP.2012.6380689"},{"key":"1603_CR33","doi-asserted-by":"publisher","unstructured":"Qureshi, M.K., & Chishti, Z. (2013). Operating secded-based caches at ultra-low voltage with flair. In 2013 43rd Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN). https:\/\/doi.org\/10.1109\/DSN.2013.6575314 (pp. 1\u201311).","DOI":"10.1109\/DSN.2013.6575314"},{"issue":"2","key":"1603_CR34","doi-asserted-by":"publisher","first-page":"124","DOI":"10.1147\/rd.282.0124","volume":"28","author":"CL Chen","year":"1984","unstructured":"Chen, C.L., & Hsiao, M. Y. (1984). Error-correcting codes for semiconductor memory applications: A state-of-the-art review. IBM J. Res. Dev., 28(2), 124\u2013134. https:\/\/doi.org\/10.1147\/rd.282.0124.","journal-title":"IBM J. Res. Dev."},{"issue":"10","key":"1603_CR35","doi-asserted-by":"publisher","first-page":"2332","DOI":"10.1109\/TVLSI.2014.2357476","volume":"23","author":"L Saiz-Adalid","year":"2015","unstructured":"Saiz-Adalid, L., Reviriego, P., Gil, P., Pontarelli, S., & Maestro, J. A. (2015). Mcu tolerance in srams through low-redundancy triple adjacent error correction. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23(10), 2332\u20132336.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"1603_CR36","doi-asserted-by":"crossref","unstructured":"Kim, J., Hardavellas, N., Mai, K., Falsafi, B., & Hoe, J. (2007). Multi-bit error tolerant caches using two-dimensional error coding. In 40th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 2007) (pp. 197\u2013209).","DOI":"10.1109\/MICRO.2007.19"},{"key":"1603_CR37","doi-asserted-by":"publisher","unstructured":"Kim, J., Hardavellas, N., Mai, K., Falsafi, B., & Hoe, J. (2007). Multi-bit error tolerant caches using two-dimensional error coding. In 40th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 2007). https:\/\/doi.org\/10.1109\/MICRO.2007.19 (pp. 197\u2013209).","DOI":"10.1109\/MICRO.2007.19"},{"issue":"1","key":"1603_CR38","doi-asserted-by":"publisher","first-page":"289","DOI":"10.1016\/j.microrel.2011.08.011","volume":"52","author":"M Bagatin","year":"2012","unstructured":"Bagatin, M., Gerardin, S., Paccagnella, A., Andreani, C., Gorini, G., & Frost, C. (2012). Temperature dependence of neutron-induced soft errors in srams. Microelectronics Reliability, 52(1), 289\u2013 293.","journal-title":"Microelectronics Reliability"},{"key":"1603_CR39","doi-asserted-by":"crossref","unstructured":"Kagiyama, Y., Okumura, S., Yanagida, K., Yoshimoto, S., Nakata, Y., Izumi, S., Kawaguchi, H., & Yoshimoto, M. (2012). Bit error rate estimation in sram considering temperature fluctuation. In Thirteenth International Symposium on Quality Electronic Design (ISQED) (pp. 516\u2013519).","DOI":"10.1109\/ISQED.2012.6187542"},{"key":"1603_CR40","unstructured":"Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., & Brown, R.B. (2001). Mibench: A free, commercially representative embedded benchmark suite, 3\u201314."},{"key":"1603_CR41","unstructured":"Carlson, T.E., Heirman, W., & Eeckhout, L. (2011). Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulations. In International Conference for High Performance Computing, Networking, Storage and Analysis (SC) (pp. 52:1\u201352:12)."},{"key":"1603_CR42","doi-asserted-by":"publisher","unstructured":"Chabot, A., Alouani, I., Niar, S., & Nouacer, R. (2018). A comprehensive fault injection strategy for embedded systems reliability assessment. In 2018 International Symposium on Rapid System Prototyping (RSP). https:\/\/doi.org\/10.1109\/RSP.2018.8631986 (pp. 22\u201328).","DOI":"10.1109\/RSP.2018.8631986"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-020-01603-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-020-01603-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-020-01603-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,3,28]],"date-time":"2021-03-28T04:03:55Z","timestamp":1616904235000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-020-01603-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,30]]},"references-count":42,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2021,4]]}},"alternative-id":["1603"],"URL":"https:\/\/doi.org\/10.1007\/s11265-020-01603-5","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,10,30]]},"assertion":[{"value":"14 October 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 July 2020","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 October 2020","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 October 2020","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}