{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T14:38:15Z","timestamp":1740148695602,"version":"3.37.3"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2021,1,22]],"date-time":"2021-01-22T00:00:00Z","timestamp":1611273600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,22]],"date-time":"2021-01-22T00:00:00Z","timestamp":1611273600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1007\/s11265-020-01628-w","type":"journal-article","created":{"date-parts":[[2021,1,22]],"date-time":"2021-01-22T09:08:48Z","timestamp":1611306528000},"page":"1131-1138","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Back-to-Back Butterfly Network, an Adaptive Permutation Network for New Communication Standards"],"prefix":"10.1007","volume":"93","author":[{"given":"Hassan","family":"Harb","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7993-4628","authenticated-orcid":false,"given":"Cyrille","family":"Chavet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,1,22]]},"reference":[{"key":"1628_CR1","unstructured":"[n.d.] http:\/\/programming.sirrida.de\/bit_perm.html."},{"key":"1628_CR2","unstructured":"[n.d.] http:\/\/pages.cs.wisc.edu\/~tvrdik\/10\/html\/Section10.html."},{"key":"1628_CR3","unstructured":"[n.d.] http:\/\/www.3gpp.org."},{"key":"1628_CR4","unstructured":"[n.d.] https:\/\/www.gecode.org\/doc-latest\/MPG.pdf."},{"key":"1628_CR5","unstructured":"3GPP. (2020). 3rd Generation Partnership Project (3GPP). Retrieved June 06, 2020 from http:\/\/www.3gpp.org."},{"issue":"7","key":"1628_CR6","doi-asserted-by":"publisher","first-page":"1641","DOI":"10.1002\/j.1538-7305.1964.tb04103.x","volume":"43","author":"V Benes","year":"1964","unstructured":"Benes, V. (1964). Optimal rearrangeable multistage connecting networks. Bell System Technical Journal, 43(7), 1641\u20131656.","journal-title":"Bell System Technical Journal"},{"key":"1628_CR7","doi-asserted-by":"publisher","unstructured":"Boutillon, E., & Harb, H. (2020). Extended Barrel-Shifter for versatile QC-LDPC decoders. IEEE Wireless Communications Letters, pp. 1\u20131. https:\/\/doi.org\/10.1109\/LWC.2020.2964208.","DOI":"10.1109\/LWC.2020.2964208"},{"key":"1628_CR8","doi-asserted-by":"crossref","unstructured":"Chavet, C., & Coussy, P. (Eds.). (2015). Advanced Hardware Design for Error Correcting Codes. Berlin: Springer. ISBN 978\u20133\u2013319\u201310568\u20130.","DOI":"10.1007\/978-3-319-10569-7"},{"issue":"10","key":"1628_CR9","doi-asserted-by":"publisher","first-page":"782","DOI":"10.1109\/TCSII.2010.2067811","volume":"57","author":"X Chen","year":"2010","unstructured":"Chen, X., Lin, S., & Akella, V. (2010). QSN\u2014a simple circular-shift network for reconfigurable quasi-cyclic LDPC decoders. IEEE Transactions on Circuits and Systems II: Express Briefs, 57(10), 782\u2013786. https:\/\/doi.org\/10.1109\/TCSII.2010.2067811.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"1628_CR10","doi-asserted-by":"crossref","unstructured":"Cui, Y., Peng, X., Chen, Z., Zhao, X., Lu, Y., Zhou, D., & Goto, S. (2011). Ultra low power QC-LDPC decoder with high parallelism. In 2011 IEEE International SOC Conference (pp. 142\u2013145).","DOI":"10.1109\/SOCC.2011.6085136"},{"key":"1628_CR11","doi-asserted-by":"crossref","unstructured":"Harb, H., & Chavet, C. (2020). Fully Parallel Circular-Shift Rotation Network for Communication Standards. IEEE Transactions on Circuits and Systems II: Express Briefs, pp 1\u20131.","DOI":"10.1109\/TCSII.2020.2997691"},{"issue":"3","key":"1628_CR12","doi-asserted-by":"publisher","first-page":"215","DOI":"10.1109\/TCSII.2009.2015353","volume":"56","author":"J Lin","year":"2009","unstructured":"Lin, J., Wang, Z., Li, L., Sha, J., & Gao, M. (2009). Efficient shuffle network architecture and application for WiMAX LDPC decoders. IEEE Transactions on Circuits and Systems II: Express Briefs, 56(3), 215\u2013219. https:\/\/doi.org\/10.1109\/TCSII.2009.2015353.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"1628_CR13","doi-asserted-by":"publisher","unstructured":"Lin, W., Sheu, T., Das, C.R., Feng, T., & Wu, C. (1988). Fast data selection and broadcast on the butterfly network. In Proceedings. Workshop on the Future Trends of Distributed Computing Systems in the 1990s (pp. 65\u201372). https:\/\/doi.org\/10.1109\/FTDCS.1988.26681.","DOI":"10.1109\/FTDCS.1988.26681"},{"issue":"10","key":"1628_CR14","doi-asserted-by":"publisher","first-page":"1908","DOI":"10.1109\/TVLSI.2018.2838591","volume":"26","author":"M Milicevic","year":"2018","unstructured":"Milicevic, M., & Gulak, P.G. (2018). A multi-Gb\/s frame-interleaved LDPC decoder with path-unrolled message passing in 28-nm CMOS. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 26(10), 1908\u20131921.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"1628_CR15","doi-asserted-by":"crossref","unstructured":"Motozuka, H., Yosoku, N., Sakamoto, T., Tsukizawa, T., Shirakata, N., & Takinami, K. (2015). A 6.16Gb\/s 4.7pJ\/bit\/iteration LDPC decoder for IEEE 802.11ad standard in 40nm LP-CMOS. In 2015 IEEE Global Conference on Signal and Information Processing (GlobalSIP) (pp. 1289\u20131292).","DOI":"10.1109\/GlobalSIP.2015.7418406"},{"key":"1628_CR16","doi-asserted-by":"publisher","unstructured":"Moussa, H., Muller, O., Baghdadi, A., & Jezequel, M. (2007a). Butterfly and Benes-based on-chip communication networks for multiprocessor turbo decoding. In 2007 Design, Automation Test in Europe Conference Exhibition (pp. 1\u20136). https:\/\/doi.org\/10.1109\/DATE.2007.364668.","DOI":"10.1109\/DATE.2007.364668"},{"key":"1628_CR17","doi-asserted-by":"publisher","unstructured":"Moussa, H., Muller, O., Baghdadi, A., & Jezequel, M. (2007b). Butterfly and Benes-based on-chip communication networks for multiprocessor turbo decoding. In 2007 Design, Automation Test in Europe Conference Exhibition (pp. 1\u20136). https:\/\/doi.org\/10.1109\/DATE.2007.364668.","DOI":"10.1109\/DATE.2007.364668"},{"issue":"6","key":"1628_CR18","doi-asserted-by":"publisher","first-page":"668","DOI":"10.3390\/electronics8060668","volume":"8","author":"T Lee","year":"2019","unstructured":"Lee, T., Nguyen, H., T.T.B., & Tan, N. (2019). Efficient QC-LDPC encoder for 5G new radio. Electronics, 8(6), 668.","journal-title":"Electronics"},{"key":"1628_CR19","doi-asserted-by":"publisher","unstructured":"Reehman, S.U., Chavet, C., Coussy, P., & Sani, A. (2015). In-place memory mapping approach for optimized parallel hardware interleaver architectures. In 2015 design, automation test in Europe conference exhibition (DATE) (pp. 896\u2013899). https:\/\/doi.org\/10.7873\/DATE.2015.1055.","DOI":"10.7873\/DATE.2015.1055"},{"key":"1628_CR20","doi-asserted-by":"crossref","unstructured":"Sani, A., Coussy, P., & Chavet, C. (2016). A dynamically reconfigurable ECC decoder architecture. In 2016 Design, Automation Test in Europe Conference Exhibition (DATE) (pp. 1437\u20131440).","DOI":"10.3850\/9783981537079_0196"},{"issue":"16","key":"1628_CR21","doi-asserted-by":"publisher","first-page":"4127","DOI":"10.1109\/TSP.2013.2264057","volume":"61","author":"AH Sani","year":"2013","unstructured":"Sani, A.H., Coussy, P., & Chavet, C. (2013). A first step toward on-chip memory mapping for parallel turbo and LDPC decoders: a polynomial time mapping algorithm. IEEE Transactions on Signal Processing, 61(16), 4127\u20134140. https:\/\/doi.org\/10.1109\/TSP.2013.2264057.","journal-title":"IEEE Transactions on Signal Processing"},{"key":"1628_CR22","doi-asserted-by":"publisher","unstructured":"Sarika, K.T., & Deepthi, P.P. (2014). A channel coder design for a high speed and less complex communication system using QC-LDPC codes. In 2014 International Conference on Communication and Signal Processing (pp. 326\u2013330). https:\/\/doi.org\/10.1109\/ICCSP.2014.6949855.","DOI":"10.1109\/ICCSP.2014.6949855"},{"issue":"9","key":"1628_CR23","doi-asserted-by":"publisher","first-page":"2002","DOI":"10.1109\/TIT.2004.833353","volume":"50","author":"A Tarable","year":"2004","unstructured":"Tarable, A., Benedetto, S., & Montorsi, G. (2004). Mapping interleaving laws to parallel turbo and LDPC decoder architectures. IEEE Transactions on Information Theory, 50(9), 2002\u20132009. https:\/\/doi.org\/10.1109\/TIT.2004.833353.","journal-title":"IEEE Transactions on Information Theory"},{"key":"1628_CR24","doi-asserted-by":"publisher","unstructured":"Thul, M.J., Gilbert, F., & Wehn, N. (2002). Optimized concurrent interleaving architecture for high-throughput turbo-decoding. In 9th International Conference on Electronics, Circuits and Systems, (Vol. 3 pp. 1099\u20131102). https:\/\/doi.org\/10.1109\/ICECS.2002.1046443.","DOI":"10.1109\/ICECS.2002.1046443"},{"issue":"10","key":"1628_CR25","doi-asserted-by":"publisher","first-page":"782","DOI":"10.1109\/TCSII.2010.2067811","volume":"57","author":"S Lin","year":"2010","unstructured":"Lin, S., Chen, X., & Akella, V. (2010). QSN : a simple circular-shift network for reconfigurable quasi-cyclic LDPC decoders. IEEE Transactions on Circuits and Systems II: Express Briefs, 57(10), 782\u2013786.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"1628_CR26","doi-asserted-by":"crossref","unstructured":"Zhong, Z., Huang, Y., Zhang, Z., You, X., & Zhang, C. (2020). A flexible and high parallel permutation network for 5G LDPC decoders. IEEE Transactions on Circuits and Systems II: Express Briefs, pp. 1\u20131.","DOI":"10.1109\/TCSII.2020.3001628"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-020-01628-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11265-020-01628-w\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-020-01628-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,19]],"date-time":"2021-10-19T20:22:37Z","timestamp":1634674957000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11265-020-01628-w"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,22]]},"references-count":26,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2021,10]]}},"alternative-id":["1628"],"URL":"https:\/\/doi.org\/10.1007\/s11265-020-01628-w","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2021,1,22]]},"assertion":[{"value":"6 July 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 October 2020","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 December 2020","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 January 2021","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}