{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T14:38:18Z","timestamp":1740148698694,"version":"3.37.3"},"reference-count":43,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2021,8,4]],"date-time":"2021-08-04T00:00:00Z","timestamp":1628035200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,8,4]],"date-time":"2021-08-04T00:00:00Z","timestamp":1628035200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2021,11]]},"DOI":"10.1007\/s11265-021-01680-0","type":"journal-article","created":{"date-parts":[[2021,8,4]],"date-time":"2021-08-04T03:25:30Z","timestamp":1628047530000},"page":"1271-1286","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Fast-Converging and Low-Power LDPC Decoding: Algorithm, Architecture, and VLSI Implementation"],"prefix":"10.1007","volume":"93","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8257-0768","authenticated-orcid":false,"given":"Saleh","family":"Usman","sequence":"first","affiliation":[]},{"given":"Mohammad M.","family":"Mansour","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,8,4]]},"reference":[{"key":"1680_CR1","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/MCOM.2018.1700839","volume":"56","author":"T Richardson","year":"2018","unstructured":"Richardson, T., & Kudekar, S. (2018). Design of low-density parity check codes for 5G new radio. IEEE Communications Magazine, 56, 28\u201334.","journal-title":"IEEE Communications Magazine"},{"key":"1680_CR2","unstructured":"Multiplexing and channel coding, Technical Specification: 3GPP TS 38.212 (v 15.3.0) Release 15, 2018."},{"key":"1680_CR3","unstructured":"IEEE standard for local and metropolitan area networks \u2013 part 11: Wireless LAN (MAC) and physical layer (PHY) no. 802.11 2012."},{"key":"1680_CR4","unstructured":"IEEE draft standard for information technology-wireless LANs \u2013 part 21: mmWave PHY specification, no. 802.11ad, 2010."},{"key":"1680_CR5","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1109\/JSSC.2012.2218066","volume":"48","author":"K Okada","year":"2013","unstructured":"Okada, K., et al. (2013). Full four-channel 6.3-Gb\/s 60-GHz CMOS transceiver with low-power analog and digital baseband circuitry. IEEE Journal of Solid-State Circuits, 48, 46\u201365.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"1680_CR6","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/4347.001.0001","volume-title":"Low-density parity-check Codes","author":"RG Gallager","year":"1963","unstructured":"Gallager, R.G. (1963). Low-density parity-check Codes. Cambridge: MIT Press."},{"key":"1680_CR7","doi-asserted-by":"publisher","first-page":"457","DOI":"10.1049\/el:19970362","volume":"33","author":"D MacKay","year":"1997","unstructured":"MacKay, D., & Neal, R. (1997). Near shannon limit performance of low-density parity-check codes. Electronics Letters, 33, 457\u2013458.","journal-title":"Electronics Letters"},{"key":"1680_CR8","doi-asserted-by":"publisher","first-page":"976","DOI":"10.1109\/TVLSI.2003.817545","volume":"11","author":"MM Mansour","year":"2003","unstructured":"Mansour, M.M., & Shanbhag, N.R. (2003). High-throughput LDPC decoders. IEEE Transactions VLSI System, 11, 976\u2013996.","journal-title":"IEEE Transactions VLSI System"},{"key":"1680_CR9","first-page":"8","volume":"1","author":"J Zhang","year":"2002","unstructured":"Zhang, J., & Fossorier, M. (2002). Shuffled belief propagation decoding. Proceedings Asilomar Conference Signals, System Computer (Asilomar), 1, 8\u201315.","journal-title":"Proceedings Asilomar Conference Signals, System Computer (Asilomar)"},{"key":"1680_CR10","doi-asserted-by":"crossref","unstructured":"Mansour, M.M., & Shanbhag, N.R. (2002). Memory-efficient turbo decoder architectures for LDPC coding. In Proceedings IEEE intelligence workshop on signal processing systems (SiPS) (pp. 159\u2013164).","DOI":"10.1109\/SIPS.2002.1049702"},{"key":"1680_CR11","doi-asserted-by":"publisher","first-page":"4376","DOI":"10.1109\/TSP.2006.880240","volume":"54","author":"MM Mansour","year":"2006","unstructured":"Mansour, M.M. (2006). A turbo-decoding message-passing algorithm for sparse parity-check matrix codes. IEEE Transactions on Signal Processing, 54, 4376\u20134392.","journal-title":"IEEE Transactions on Signal Processing"},{"key":"1680_CR12","doi-asserted-by":"publisher","first-page":"259","DOI":"10.1016\/j.physa.2003.08.015","volume":"330","author":"H Kfir","year":"2003","unstructured":"Kfir, H., & Kanter, I. (2003). Parallel versus sequential updating for belief propagation decoding. Physica A: Statistical Mechanics and its Applications, 330, 259\u2013270.","journal-title":"Physica A: Statistical Mechanics and its Applications"},{"key":"1680_CR13","doi-asserted-by":"publisher","first-page":"3104","DOI":"10.1109\/TCOMM.2014.2349943","volume":"62","author":"H-C Lee","year":"2014","unstructured":"Lee, H.-C., & Ueng, Y.-L. (2014). LDPC Decoding scheduling for faster convergence and lower error floor. IEEE Transactions on Communications, 62, 3104\u20133113.","journal-title":"IEEE Transactions on Communications"},{"key":"1680_CR14","doi-asserted-by":"publisher","first-page":"1283","DOI":"10.1109\/LCOMM.2015.2444381","volume":"19","author":"CA Aslam","year":"2015","unstructured":"Aslam, C.A., et al. (2015). Improving the belief-propagation convergence of irregular LDPC codes using column-weight based scheduling. IEEE Communications Letters, 19, 1283\u20131286.","journal-title":"IEEE Communications Letters"},{"key":"1680_CR15","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/LCOMM.2016.2617309","volume":"21","author":"CA Aslam","year":"2017","unstructured":"Aslam, C.A., et al. (2017). Informed fixed scheduling for faster convergence of shuffled belief-propagation decoding. IEEE Communications Letters, 21, 32\u201335.","journal-title":"IEEE Communications Letters"},{"key":"1680_CR16","doi-asserted-by":"crossref","unstructured":"Casado, A.I.V., Griot, M., & Wesel, R.D. (2007). Informed dynamic scheduling for belief-propagation decoding of LDPC codes. In Proceedings IEEE international conference on communications (ICC) (pp. 932\u2013937).","DOI":"10.1109\/ICC.2007.158"},{"key":"1680_CR17","doi-asserted-by":"publisher","first-page":"886","DOI":"10.1109\/TCOMM.2013.012313.120172","volume":"61","author":"HC Lee","year":"2013","unstructured":"Lee, H.C., et al. (2013). Two informed dynamic scheduling strategies for iterative LDPC decoders. IEEE Transactions on Communications, 61, 886\u2013896.","journal-title":"IEEE Transactions on Communications"},{"key":"1680_CR18","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/LCOMM.2016.2615016","volume":"21","author":"CA Aslam","year":"2017","unstructured":"Aslam, C.A., et al. (2017). Low-complexity belief-propagation decoding via dynamic silent-variable-node-free scheduling. IEEE Communications Letters, 21, 28\u201331.","journal-title":"IEEE Communications Letters"},{"key":"1680_CR19","doi-asserted-by":"publisher","first-page":"4612","DOI":"10.1109\/TCOMM.2017.2732950","volume":"65","author":"X Liu","year":"2017","unstructured":"Liu, X., et al. (2017). Dynamic scheduling decoding of LDPC codes based on tabu search. IEEE Transactions on Communications, 65, 4612\u201346211.","journal-title":"IEEE Transactions on Communications"},{"key":"1680_CR20","doi-asserted-by":"publisher","first-page":"35769","DOI":"10.1109\/ACCESS.2019.2904173","volume":"7","author":"X Liu","year":"2019","unstructured":"Liu, X., et al. (2019). Improved decoding algorithms of LDPC codes based on reliability metrics of variable nodes. IEEE Access, 7, 35769\u201335778.","journal-title":"IEEE Access"},{"key":"1680_CR21","doi-asserted-by":"crossref","unstructured":"Usman, S., Mansour, M.M., & Chehab, A. (2016). Interlaced column-row message-passing schedule for decoding LDPC codes. In Proceedings IEEE global communications conference (GLOBECOM) (pp. 1\u20136).","DOI":"10.1109\/GLOCOM.2016.7841913"},{"key":"1680_CR22","first-page":"1232","volume":"53","author":"J Chen","year":"2005","unstructured":"Chen, J., et al. (2005). Reduced-complexity decoding of LDPC codes. IEEE Transactions on Communications, 53, 1232\u20131232.","journal-title":"IEEE Transactions on Communications"},{"key":"1680_CR23","doi-asserted-by":"crossref","unstructured":"Usman, S., Mansour, M.M., & Chehab, A. (2017). A multi-Gbps fully pipelined layered decoder for IEEE 802.11n\/ac\/ax LDPC codes. In Proceedings IEEE Symposium on VLSI (ISVLSI) (pp. 194\u2013199).","DOI":"10.1109\/ISVLSI.2017.42"},{"key":"1680_CR24","doi-asserted-by":"crossref","unstructured":"Weiner, M., et al. (2011). LDPC decoder architecture for high-data rate personal-area networks. In Proceedings IEEE international symposium on circuits and systems (ISCAS) (pp. 1784\u2013 1787).","DOI":"10.1109\/ISCAS.2011.5937930"},{"key":"1680_CR25","doi-asserted-by":"crossref","unstructured":"Usman, S., & Mansour, M.M. (2020). An optimized VLSI implementation of an IEEE 802.11n\/ac\/ax LDPC decoder. In Proceedings IEEE international symposium on circuits and systems (ISCAS) (pp. 1\u20135).","DOI":"10.1109\/ISCAS45731.2020.9180782"},{"key":"1680_CR26","doi-asserted-by":"publisher","first-page":"1788","DOI":"10.1109\/TIT.2004.831841","volume":"50","author":"M Fossorier","year":"2004","unstructured":"Fossorier, M. (2004). Quasi-cyclic low-density parity-check codes from circulant permutation matrices. IEEE Transactions on Information Theory, 50, 1788\u20131793.","journal-title":"IEEE Transactions on Information Theory"},{"key":"1680_CR27","doi-asserted-by":"publisher","first-page":"1421","DOI":"10.1109\/TCSI.2015.2403032","volume":"62","author":"S Kumawat","year":"2015","unstructured":"Kumawat, S., et al. (2015). High-throughput LDPC-decoder architecture using efficient comparison techniques and dynamic multi-frame processing schedule. IEEE Transactions Circuits System I, 62, 1421\u20131430.","journal-title":"IEEE Transactions Circuits System I"},{"key":"1680_CR28","doi-asserted-by":"publisher","first-page":"657","DOI":"10.1109\/18.910580","volume":"47","author":"S Chung","year":"2001","unstructured":"Chung, S., et al. (2001). Analysis of sum-product decoding of low-density parity-check codes using a Gaussian approximation. IEEE Transactions on Information Theory, 47, 657\u2013670.","journal-title":"IEEE Transactions on Information Theory"},{"key":"1680_CR29","unstructured":"Cui, Z., et al. (2008). Efficient decoder design for high-throughput LDPC decoding. In Proceedings IEEE asia pacific conference on circuits and system (pp. 1640\u20131643)."},{"key":"1680_CR30","unstructured":"Lin, J., et al. (2009). An improved min-sum based column-layered decoding algorithm for LDPC codes. In Proceedings IEEE international workshop on signal processing systems (SiPS) (pp. 238\u2013242)."},{"key":"1680_CR31","doi-asserted-by":"publisher","first-page":"2177","DOI":"10.1049\/iet-com.2010.1002","volume":"5","author":"Z Cui","year":"2011","unstructured":"Cui, Z., Wang, Z., & Zhang, X. (2011). Reduced-complexity column-layered decoding and implementation for LDPC codes. IET Communications, 5, 2177\u20132186.","journal-title":"IET Communications"},{"key":"1680_CR32","unstructured":"Zhang, X., et al. (2018). Column-layered message-passing LDPC decoder, U.S Patent US20180062666a1."},{"key":"1680_CR33","doi-asserted-by":"publisher","first-page":"673","DOI":"10.1109\/26.768759","volume":"47","author":"M Fossorier","year":"1999","unstructured":"Fossorier, M., et al. (1999). Reduced complexity iterative decoding of low-density parity check codes based on belief propagation. IEEE Transactions on Communications, 47, 673\u2013680.","journal-title":"IEEE Transactions on Communications"},{"key":"1680_CR34","doi-asserted-by":"publisher","first-page":"1727","DOI":"10.1109\/26.957394","volume":"49","author":"ST Brink","year":"2001","unstructured":"Brink, S.T. (2001). Convergence behavior of iteratively decoded parallel concatenated codes. IEEE Transactions on Communications, 49, 1727\u20131737.","journal-title":"IEEE Transactions on Communications"},{"key":"1680_CR35","doi-asserted-by":"publisher","first-page":"670","DOI":"10.1109\/TCOMM.2004.826370","volume":"52","author":"ST Brink","year":"2004","unstructured":"Brink, S.T., et al. (2004). Design of low-density parity-check codes for modulation and detection. IEEE Transactions on Communications, 52, 670\u2013678.","journal-title":"IEEE Transactions on Communications"},{"key":"1680_CR36","unstructured":"T\u00fcchler, M., & Hagenauer, J. (2002). EXIT charts of irregular codes. In Proceedings 2002 conference information sciences and systems (pp. 748\u2013753)."},{"key":"1680_CR37","unstructured":"Kim, S., et al. (2006). Analysis of complexity and convergence speed of sequential schedules for decoding LDPC codes. In Proceedings international symposium on information theory and its applications (ISITA) (pp. 629\u2013634)."},{"key":"1680_CR38","doi-asserted-by":"publisher","first-page":"1908","DOI":"10.1109\/TVLSI.2018.2838591","volume":"26","author":"M Milicevic","year":"2018","unstructured":"Milicevic, M., & Gulak, P.G. (2018). A multi-Gb\/s frame-interleaved LDPC decoder with path-unrolled message passing in 28-nm CMOS. IEEE Transactions VLSI Systems, 26, 1908\u20131921.","journal-title":"IEEE Transactions VLSI Systems"},{"issue":"5","key":"1680_CR39","doi-asserted-by":"publisher","first-page":"256","DOI":"10.1109\/JSSC.1974.1050511","volume":"9","author":"RH Dennard","year":"1974","unstructured":"Dennard, R.H., et al. (1974). Design of ion-implanted MOSFET\u2019s with very small physical dimensions. IEEE Journal of Solid-State Circuits, 9(5), 256\u2013268.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"1680_CR40","doi-asserted-by":"publisher","first-page":"189","DOI":"10.1016\/j.vlsi.2018.12.004","volume":"65","author":"TTB Nguyen","year":"2019","unstructured":"Nguyen, T.T.B., & Lee, H. (2019). Low-complexity multi-mode multi-way split-row layered LDPC decoder for gigabit wireless communications. Integration, 65, 189\u2013200.","journal-title":"Integration"},{"key":"1680_CR41","doi-asserted-by":"publisher","first-page":"783","DOI":"10.1109\/JSSC.2014.2300417","volume":"49","author":"YS Park","year":"2014","unstructured":"Park, Y.S., et al. (2014). Low-power high-throughput LDPC decoder using non-refresh embedded DRAM. IEEE Journal of Solid-State Circuits, 49, 783\u2013794.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"1680_CR42","doi-asserted-by":"crossref","unstructured":"Motozuka, H., et al. (2015). A 6.16 Gb\/s 4.7 pJ\/bit\/iteration LDPC decoder for IEEE 802.11ad standard in 40 nm LP-CMOS. In Proceedings IEEE Global Conference Signal and Information Processing (GlobalSIP) (pp. 1289\u20131292).","DOI":"10.1109\/GlobalSIP.2015.7418406"},{"key":"1680_CR43","doi-asserted-by":"crossref","unstructured":"Weiner, M., et al. (2014). A scalable 1.5-to-6Gb\/s 6.2-to-38.1mw LDPC decoder for 60GHz wireless networks in 28nm UTBB FDSOI. In ISSCC Dig Tech. Papers (pp. 464\u2013465).","DOI":"10.1109\/ISSCC.2014.6757515"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-021-01680-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11265-021-01680-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-021-01680-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,9]],"date-time":"2021-11-09T02:09:29Z","timestamp":1636423769000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11265-021-01680-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8,4]]},"references-count":43,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2021,11]]}},"alternative-id":["1680"],"URL":"https:\/\/doi.org\/10.1007\/s11265-021-01680-0","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2021,8,4]]},"assertion":[{"value":"29 May 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 June 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 July 2021","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 August 2021","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}