{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,8]],"date-time":"2026-06-08T22:18:32Z","timestamp":1780957112158,"version":"3.54.1"},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2021,11,25]],"date-time":"2021-11-25T00:00:00Z","timestamp":1637798400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,11,25]],"date-time":"2021-11-25T00:00:00Z","timestamp":1637798400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2021,12]]},"DOI":"10.1007\/s11265-021-01692-w","type":"journal-article","created":{"date-parts":[[2021,11,25]],"date-time":"2021-11-25T18:02:31Z","timestamp":1637863351000},"page":"1387-1403","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Efficient Floating-Point Implementation of the Probit Function on FPGAs"],"prefix":"10.1007","volume":"93","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7781-3745","authenticated-orcid":false,"given":"Mioara","family":"Joldes","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bogdan","family":"Pasca","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2021,11,25]]},"reference":[{"key":"1692_CR1","unstructured":"Intel Arria\u00ae10. (2018). Device Overview. https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/pdfs\/literature\/hb\/arria-10\/a10_overview.pdf."},{"key":"1692_CR2","unstructured":"IEEE Standard for Floating-Point Arithmetic. IEEE Std, 754-2019(Revision of IEEE 754-2008), 1\u201384, 2019."},{"key":"1692_CR3","unstructured":"DSP Builder for Intel FPGAs (Advanced Blockset) Handbook (2021). https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/hb\/dspb\/hb_dspb_adv.pdf."},{"issue":"8","key":"1692_CR4","doi-asserted-by":"publisher","first-page":"952","DOI":"10.1109\/TVLSI.2007.900748","volume":"15","author":"RCC Cheung","year":"2007","unstructured":"Cheung, R.C.C., Lee, D., Luk, W., & Villasenor, J.D. (2007). Hardware generation of arbitrary random number distributions from uniform distributions via the inversion method. IEEE Transactions on VLSI Systems, 15(8), 952\u2013962.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"1692_CR5","doi-asserted-by":"crossref","unstructured":"Chevillard, S., Jolde\u015f, M., & Lauter, C. (2010). Sollya: an environment for the development of numerical codes. In International congress on mathematical software, pp. 28\u201331. Springer.","DOI":"10.1007\/978-3-642-15582-6_5"},{"issue":"1","key":"1692_CR6","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1644001.1644003","volume":"37","author":"M Daumas","year":"2010","unstructured":"Daumas, M., & Melquiond, G. (2010). Certification of bounds on expressions involving rounded operators. ACM Transactions on Mathematical Software (TOMS), 37(1), 1\u201320.","journal-title":"ACM Transactions on Mathematical Software (TOMS)"},{"key":"1692_CR7","doi-asserted-by":"crossref","unstructured":"De Dinechin, F., Joldes, M., & Pasca, B. (2010). Automatic generation of polynomial-based hardware architectures for function evaluation. In IEEE International conference on application-specific systems, architectures and processors, pp. 216\u2013222. IEEE.","DOI":"10.1109\/ASAP.2010.5540952"},{"key":"1692_CR8","doi-asserted-by":"crossref","unstructured":"De Schryver, C., Schmidt, D., Wehn, N., Korn, E., Marxen, H., & Korn, R. (2010). A new hardware efficient inversion based random number generator for non-uniform distributions. In Intl. Conf. on reconfig. Comp. and FPGAs, pp. 190\u2013195. IEEE.","DOI":"10.1109\/ReConFig.2010.20"},{"key":"1692_CR9","doi-asserted-by":"crossref","unstructured":"Echeverria, P., & L\u00f3pez-Vallejo, M. (2007). FPGA Gaussian random number generator based on quintic Hermite interpolation inversion. In 2007 50Th midwest symposium on circuits and systems, pp. 871\u2013874. IEEE.","DOI":"10.1109\/MWSCAS.2007.4488710"},{"key":"1692_CR10","doi-asserted-by":"crossref","unstructured":"Fousse, L., Hanrot, G., Lef\u00e8vre, V., P\u00e9lissier, P., & Zimmermann, P. (2007). MPFR: A Multiple-precision binary floating-point library with correct rounding ACM Transactions on Mathematical Software (TOMS) 33(2).","DOI":"10.1145\/1236463.1236468"},{"issue":"4","key":"1692_CR11","doi-asserted-by":"publisher","first-page":"347","DOI":"10.1145\/945511.945517","volume":"13","author":"W H\u00f6rmann","year":"2003","unstructured":"H\u00f6rmann, W., & Leydold, J. (2003). Continuous random variate generation by fast numerical inversion. ACM Trans. Model. Comput. Simul., 13(4), 347\u2013362.","journal-title":"Model. Comput. Simul."},{"key":"1692_CR12","doi-asserted-by":"crossref","unstructured":"Joldes, M., & Pasca, B. (2020). Efficient floating-point implementation of the probit function on FPGAs. In 2020 IEEE 31St international conference on application-specific systems, architectures and processors (ASAP), pp. 173\u2013180.","DOI":"10.1109\/ASAP49362.2020.00036"},{"key":"1692_CR13","doi-asserted-by":"crossref","unstructured":"Lee, D.U., Cheung, R.C., Villasenor, J.D., & Luk, W. (2006). Inversion-based hardware gaussian random number generator: a case study of function evaluation via hierarchical segmentation. In 2006 IEEE International conference on field programmable technology, pp. 33\u201340. IEEE.","DOI":"10.1109\/FPT.2006.270388"},{"key":"1692_CR14","unstructured":"Luu, T. (2016). Fast and accurate parallel computation of quantile functions for random number generation. Ph.D. thesis UCL (University College London)."},{"key":"1692_CR15","doi-asserted-by":"crossref","unstructured":"Malik, J.S., & Hemani, A. (2016). Gaussian random number generation: A survey on hardware architectures. ACM Comput. Surv 49(3).","DOI":"10.1145\/2980052"},{"key":"1692_CR16","doi-asserted-by":"crossref","unstructured":"Muller, J.M., Brunie, N., de Dinechin, F., Jeannerod, C.P., Joldes, M., Lef\u00e8vre, V., Melquiond, G., Revol, N., & Torres, S. (2018). Handbook of Floating-Point Arithmetic Birkh\u00e4user.","DOI":"10.1007\/978-3-319-76526-6"},{"issue":"2-4","key":"1692_CR17","doi-asserted-by":"publisher","first-page":"417","DOI":"10.1023\/B:NUMA.0000005354.92791.41","volume":"34","author":"N Revol","year":"2003","unstructured":"Revol, N. (2003). Interval Newton iteration in multiple precision for the univariate case. Num. Alg., 34(2-4), 417\u2013426.","journal-title":"Num. Alg."},{"key":"1692_CR18","doi-asserted-by":"crossref","unstructured":"Thomas, D.B. (2015). A general-purpose method for faithfully rounded floating-point function approximation in FPGAs. In 2015 IEEE 22Nd symposium on computer arithmetic, pp. 42\u201349.","DOI":"10.1109\/ARITH.2015.27"},{"key":"1692_CR19","doi-asserted-by":"crossref","unstructured":"Thomas, D.B., Luk, W., Leong, P.H., & Villasenor, J.D. (2007). Gaussian random number generators. ACM Comput. Surv 39(4).","DOI":"10.1145\/1287620.1287622"},{"issue":"3","key":"1692_CR20","first-page":"477","volume":"37","author":"MJ Wichura","year":"1988","unstructured":"Wichura, M.J. (1988). Algorithm as 241: the percentage points of the normal distribution. Journal of the Royal Statistical Society. Series C (Applied Statistics), 37(3), 477\u2013484.","journal-title":"Journal of the Royal Statistical Society. Series C (Applied Statistics)"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-021-01692-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11265-021-01692-w\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-021-01692-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,14]],"date-time":"2021-12-14T00:04:22Z","timestamp":1639440262000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11265-021-01692-w"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,25]]},"references-count":20,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2021,12]]}},"alternative-id":["1692"],"URL":"https:\/\/doi.org\/10.1007\/s11265-021-01692-w","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,11,25]]},"assertion":[{"value":"30 September 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 May 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 July 2021","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"25 November 2021","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}