{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,25]],"date-time":"2026-01-25T04:49:15Z","timestamp":1769316555724,"version":"3.49.0"},"reference-count":38,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2022,1]]},"DOI":"10.1007\/s11265-021-01723-6","type":"journal-article","created":{"date-parts":[[2022,1,11]],"date-time":"2022-01-11T00:03:47Z","timestamp":1641859427000},"page":"117-129","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Real-Time FPGA Implementation of FIR Filter Using OpenCL Design"],"prefix":"10.1007","volume":"94","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5180-8964","authenticated-orcid":false,"given":"Iman","family":"Firmansyah","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshiki","family":"Yamaguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,1,11]]},"reference":[{"key":"1723_CR1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-45309-0","volume-title":"Digital Signal Processing with Field Programmable Gate Arrays (Signals and Communication Technology)","author":"U Meyer-Baese","year":"2014","unstructured":"Meyer-Baese, U. (2014). Digital Signal Processing with Field Programmable Gate Arrays (Signals and Communication Technology). Springer-Verlag."},{"key":"1723_CR2","doi-asserted-by":"crossref","unstructured":"Kasture, A. M., Sathe, S. S., Deshmukh, M.A., Jadhav, A. A. (2018). FPGA Based Adaptive Filter for Removal of Electromyogram Noise from Electrocardiogram Signal. In: Pawar P., Ronge B., Balasubramaniam R., Seshabhattar S. (eds) Techno-Societal 2016. ICATSA 2016. Springer, Cham.","DOI":"10.1007\/978-3-319-53556-2_35"},{"key":"1723_CR3","doi-asserted-by":"crossref","unstructured":"Sumalatha, M., Naganjaneyulu, P. V., & Prasad, K. S.\u00a0(2019). Low power and low area VLSI implementation of vedic design FIR filter for ECG signal de-noising. Microprocessors and Microsystems, 71, 102883.","DOI":"10.1016\/j.micpro.2019.102883"},{"key":"1723_CR4","doi-asserted-by":"publisher","first-page":"263","DOI":"10.1007\/s11265-016-1192-8","volume":"89","author":"K Belwafi","year":"2017","unstructured":"Belwafi, K., Ghaffari, F., Djemal, R., et al. (2017). A Hardware\/Software Prototype of EEG-based BCI System for Home Device Control. J Sign Process Syst, 89, 263\u2013279. https:\/\/doi.org\/10.1007\/s11265-016-1192-8","journal-title":"J Sign Process Syst"},{"key":"1723_CR5","doi-asserted-by":"crossref","unstructured":"Zhang, N., Wei, X., Li, B., Chen, H. (2020). FPGA-Based Implementation of Reconfigurable Floating-Point FIR Digital Filter. In: Liang Q., Wang W., Liu X., Na Z., Jia M., Zhang B. (eds) Communications, Signal Processing, and Systems. CSPS 2019. Lecture Notes in Electrical Engineering, 571. Springer.","DOI":"10.1007\/978-981-13-9409-6_47"},{"key":"1723_CR6","doi-asserted-by":"crossref","unstructured":"Kizil, C. H., Diou, C., Rabiai, M., & Tanougast, C.\u00a0(2020). FPGA implementation of UWB-IR impulse generator and its corresponding decoder based on discrete wavelet packet. AEU - International Journal of Electronics and Communications, 113.","DOI":"10.1016\/j.aeue.2019.152971"},{"key":"1723_CR7","doi-asserted-by":"crossref","unstructured":"Farghaly, S. H., & Ismail, S. M.\u00a0(2020). Floating-point discrete wavelet transform-based image compression on FPGA. AEU - International Journal of Electronics and Communications, 124, 153363.","DOI":"10.1016\/j.aeue.2020.153363"},{"key":"1723_CR8","first-page":"1140","volume":"2020","author":"J Li","year":"2020","unstructured":"Li, J., Bai, X., Han, S., Yu, Y., & \u201cThe Design of FIR Filter Based on Improved DA and Implementation to High-Speed Ground Penetrating Radar System,\u201d,. (2020). International Wireless Communications and Mobile Computing (IWCMC). Limassol, Cyprus, 2020, 1140\u20131144.","journal-title":"Limassol, Cyprus"},{"key":"1723_CR9","doi-asserted-by":"crossref","unstructured":"Aggarwal, S. (2021). Efficient design of decimation filter using linear programming and its FPGA implementation. Integration, 79.","DOI":"10.1016\/j.vlsi.2021.03.008"},{"key":"1723_CR10","doi-asserted-by":"publisher","first-page":"2197","DOI":"10.1007\/s11277-020-07677-5","volume":"115","author":"N Arumugam","year":"2020","unstructured":"Arumugam, N., & Paramasivan, B. (2020). A Novel Microprogrammed Reconfigurable Parallel VHBCSE Based FIR Filter for Wireless Sensor Nodes. Wireless Personal Communications, 115, 2197\u20132210.","journal-title":"Wireless Personal Communications"},{"key":"1723_CR11","doi-asserted-by":"publisher","first-page":"295","DOI":"10.1007\/s11265-017-1235-9","volume":"90","author":"H Ramon","year":"2018","unstructured":"Ramon, H., Li, H., Demeester, P., et al. (2018). Efficient Parallelization of Polyphase Arbitrary Resampling FIR Filters for High-Speed Applications. J Sign Process Syst, 90, 295\u2013303. https:\/\/doi.org\/10.1007\/s11265-017-1235-9","journal-title":"J Sign Process Syst"},{"key":"1723_CR12","doi-asserted-by":"crossref","unstructured":"Tsutsumi, S., & Suyama, K.\u00a0(2014). Design of FIR Filters with Discrete Coefficients Using Ant Colony Optimization. Electronics and Communications in Japan, 97,\u00a030\u201337.","DOI":"10.1002\/ecj.11522"},{"key":"1723_CR13","doi-asserted-by":"crossref","unstructured":"Dwivedi, A. K., Ghosh, S., & Londhe, N. D.\u00a0(2016). Londhe: Modified artificial bee colony optimization-based FIR filter design with experimental validation using field-programmable gate array. IET Signal Processing, 10(8):955\u2013964.","DOI":"10.1049\/iet-spr.2015.0214"},{"issue":"8","key":"1723_CR14","doi-asserted-by":"publisher","first-page":"743","DOI":"10.1049\/iet-spr.2013.0153","volume":"7","author":"B Rashidi","year":"2013","unstructured":"Rashidi, B. (2013). High performance and low-power finite impulse response filter based on ring topology with a modified retiming serial multiplier on FPGA. IET Signal Process., 7(8), 743\u2013753.","journal-title":"IET Signal Process."},{"key":"1723_CR15","doi-asserted-by":"crossref","unstructured":"Seshadri, R., Ramakrishnan, S. (2021). FPGA implementation of fast digital FIR and IIR filters. Concurrency Computation: Practice and Experience\u00a033, e5246.","DOI":"10.1002\/cpe.5246"},{"key":"1723_CR16","doi-asserted-by":"crossref","unstructured":"Trimale, M. B., & Chilveri, P. G.\u00a0(2017). FIR filter implementation on FPGA using MCM design technique.\u00a02017 International Conference on Circuits, Controls, and Communications (CCUBE), 213\u2013217.","DOI":"10.1109\/CCUBE.2017.8394140"},{"key":"1723_CR17","doi-asserted-by":"publisher","DOI":"10.1049\/cds2.12043","author":"M Maamoun","year":"2021","unstructured":"Maamoun, M., Dahmani, S., Saadi, A., & Hocine & Zerari, Ghania & Chabini, Noureddine & Beguenane, Rachid. (2021). Efficient FPGA-based architecture for high-order FIR filtering using simultaneous DSP and LUT reduced utilization. IET Circuits, Devices & Systems. https:\/\/doi.org\/10.1049\/cds2.12043","journal-title":"IET Circuits, Devices & Systems."},{"key":"1723_CR18","doi-asserted-by":"crossref","unstructured":"Datta D., Dutta H. S. (2020). Efficient FPGA Implementation of FIR Filter Using Distributed Arithmetic. In: Sikander A., Acharjee D., Chanda C., Mondal P., Verma P. (eds) Energy Systems, Drives and Automation. Lecture Notes in Electrical Engineering, 664. Springer, Singapore.","DOI":"10.1007\/978-981-15-5089-8_14"},{"issue":"12","key":"1723_CR19","doi-asserted-by":"publisher","first-page":"3527","DOI":"10.1109\/TCSII.2020.2992325","volume":"67","author":"S Roy","year":"2020","unstructured":"Roy, S., & Chandra, A. (2020). A Triangular Common Subexpression Elimination Algorithm With Reduced Logic Operators in FIR Filter. IEEE Transactions on Circuits and Systems II: Express Briefs, 67(12), 3527\u20133531. https:\/\/doi.org\/10.1109\/TCSII.2020.2992325","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"1723_CR20","doi-asserted-by":"crossref","unstructured":"Pelcat, M., Bourrasset, C., Maggiani, L., & Berry, F.\u00a0(2016). Design productivity of a high level synthesis compiler versus HDL. Proceedings\u00a0International Conference on Embedded Computer Systems: Architectures, Modeling and\u00a0Simulation (SAMOS), 1\u20136.","DOI":"10.1109\/SAMOS.2016.7818341"},{"key":"1723_CR21","doi-asserted-by":"crossref","unstructured":"Shata, K., Elteir, M. K., & El-Zoghabi, A. A.\u00a0(2019). Optimized implementation of opencl kernels on fpgas. Journal of Systems Architecture, 97, 491\u2013505.","DOI":"10.1016\/j.sysarc.2019.02.013"},{"key":"1723_CR22","doi-asserted-by":"crossref","unstructured":"Hill, K., Craciun, S., George, A., & Lam, H.\u00a0(2015). Comparative analysis of opencl vs. hdl with image-processing kernels on stratix-v fpga. 189\u2013193.","DOI":"10.1109\/ASAP.2015.7245733"},{"key":"1723_CR23","unstructured":"Intel fpga sdk for opencl, programming guide. (2020). available online at https:\/\/www.intel.com\/"},{"key":"1723_CR24","unstructured":"Intel FPGA. Time-Domain FIR Filter Design Example.\u00a0https:\/\/www.intel.com\/content\/www\/us\/en\/programmable\/support\/support-resources\/design-examples\/. Accessed in January 2021."},{"key":"1723_CR25","unstructured":"Xilinx FPGA. Kernel Optimization Example.\u00a0https:\/\/github.com\/Xilinx\/SDAccel_Examples\/tree\/master\/getting_started\/kernel_opt\/shift_register_ocl. Accessed in January 2021."},{"key":"1723_CR26","doi-asserted-by":"publisher","unstructured":"Wang, H., Gante, J., Zhang, M., Falc\u00e3o, G., Sousa, L., & Sinnen, O.\u00a0(2016). High-Level Designs of Complex FIR Filters on FPGAs for the SKA.\u00a02016 IEEE 18th International Conference on High Performance Computing and Communications; IEEE 14th International Conference on Smart City; IEEE 2nd International Conference on Data Science and Systems (HPCC\/SmartCity\/DSS), Sydney, NSW, Australia, 797\u2013804.\u00a0https:\/\/doi.org\/10.1109\/HPCC-SmartCity-DSS.2016.0115","DOI":"10.1109\/HPCC-SmartCity-DSS.2016.0115"},{"key":"1723_CR27","doi-asserted-by":"crossref","unstructured":"Wang, H., Thiagaraj, P., & Sinnen, O.\u00a0(2019). FPGA-based Acceleration of FT Convolution for Pulsar Search Using OpenCL.\u00a0ACM Transactions Reconfigurable Technology System,\u00a011(4). Article 24 (January 2019).","DOI":"10.1145\/3268933"},{"key":"1723_CR28","doi-asserted-by":"publisher","first-page":"48849","DOI":"10.1109\/ACCESS.2019.2910391","volume":"7","author":"I Firmansyah","year":"2019","unstructured":"Firmansyah, I., & Yamaguchi, Y. (2019). OpenCL Implementation of FPGA-Based Signal Generation and Measurement. IEEE Access, 7, 48849\u201348859. https:\/\/doi.org\/10.1109\/ACCESS.2019.2910391","journal-title":"IEEE Access"},{"key":"1723_CR29","unstructured":"Intel. Intel SDK for OpenCL: Best Practices Guide, available online at https:\/\/www.intel.co.jp\/. Accessed in January\u00a02021."},{"key":"1723_CR30","doi-asserted-by":"crossref","unstructured":"Waidyasooriya, H., Hariyama, M., & Uchiyama, K. (2017). Design of FPGA-based computing systems with OpenCL.","DOI":"10.1007\/978-3-319-68161-0"},{"key":"1723_CR31","doi-asserted-by":"crossref","unstructured":"Iman, F., Yoshiki, Y. (2020). FPGA-based implementation of a chirp signal generator using an OpenCL design.\u00a0Microprocessors and Microsystems, 77.","DOI":"10.1016\/j.micpro.2020.103199"},{"key":"1723_CR32","doi-asserted-by":"publisher","first-page":"53188","DOI":"10.1109\/ACCESS.2019.2910824","volume":"7","author":"HM Waidyasooriya","year":"2019","unstructured":"Waidyasooriya, H. M., & Hariyama, M. (2019). Multi-FPGA Accelerator Architecture for Stencil Computation Exploiting Spacial and Temporal Scalability. IEEE Access, 7, 53188\u201353201. https:\/\/doi.org\/10.1109\/ACCESS.2019.2910824","journal-title":"IEEE Access"},{"key":"1723_CR33","doi-asserted-by":"crossref","unstructured":"Kobayashi, R., et al. (2018). OpenCL-ready High Speed FPGA Network for Reconfigurable High Performance Computing.\u00a0Proceedings of the International Conference on High Performance Computing in Asia-Pacific Region.","DOI":"10.1145\/3149457.3149479"},{"key":"1723_CR34","doi-asserted-by":"crossref","unstructured":"Astrain, M., Ruiz, M., Carpe\u00f1o, A., Esquembri, S., Barrera, E., Vega, J. (2020). A methodology to standardize the development of FPGA-based high-performance DAQ and processing systems using OpenCL.\u00a0Fusion Engineering and Design, 155.","DOI":"10.1016\/j.fusengdes.2020.111561"},{"key":"1723_CR35","doi-asserted-by":"publisher","first-page":"1007","DOI":"10.1109\/TNS.2019.2904865","volume":"66","author":"A Carpe\u00f1o","year":"2019","unstructured":"Carpe\u00f1o, A., et al. (2019). OpenCL Implementation of an Adaptive Disruption Predictor Based on a Probabilistic Venn Classifier. IEEE Transactions on Nuclear Science, 66, 1007\u20131013.","journal-title":"IEEE Transactions on Nuclear Science"},{"key":"1723_CR36","unstructured":"Terasic DE1-SoC OpenCL User Manual.\u00a0(2020).\u00a0[online] Available:\u00a0http:\/\/www.terasic.com.tw\/en\/"},{"key":"1723_CR37","unstructured":"Terasic THDB-ADA User Manual.\u00a0(2020).\u00a0[online] Available:\u00a0http:\/\/www.terasic.com.tw\/en\/"},{"key":"1723_CR38","unstructured":"Intel FPGA SDK for OpenCL Programming Guide. (2020).\u00a0[online] Available:\u00a0https:\/\/www.intel.com"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-021-01723-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11265-021-01723-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-021-01723-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,17]],"date-time":"2022-02-17T05:09:37Z","timestamp":1645074577000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11265-021-01723-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,1]]},"references-count":38,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2022,1]]}},"alternative-id":["1723"],"URL":"https:\/\/doi.org\/10.1007\/s11265-021-01723-6","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,1]]},"assertion":[{"value":"20 May 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 May 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"25 November 2021","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 January 2022","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing Interest"}}]}}