{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T14:33:15Z","timestamp":1744209195288,"version":"3.37.3"},"reference-count":40,"publisher":"Springer Science and Business Media LLC","issue":"7","license":[{"start":{"date-parts":[[2022,2,3]],"date-time":"2022-02-03T00:00:00Z","timestamp":1643846400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,2,3]],"date-time":"2022-02-03T00:00:00Z","timestamp":1643846400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100006537","name":"Campus France","doi-asserted-by":"publisher","award":["23MAG21 45988WG"],"award-info":[{"award-number":["23MAG21 45988WG"]}],"id":[{"id":"10.13039\/501100006537","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2022,7]]},"DOI":"10.1007\/s11265-021-01725-4","type":"journal-article","created":{"date-parts":[[2022,2,3]],"date-time":"2022-02-03T00:04:10Z","timestamp":1643846650000},"page":"709-720","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Multiple Transform Selection Concept Modeling and Implementation Using Dynamic and Parameterized Dataflow Graphs"],"prefix":"10.1007","volume":"94","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7058-9162","authenticated-orcid":false,"given":"Naouel","family":"HAGGUI","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fatma","family":"BELGHITH","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wassim","family":"HAMIDOUCHE","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nouri","family":"MASMOUDI","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Fran\u00e7ois","family":"NEZAN","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,2,3]]},"reference":[{"unstructured":"Dom\u00ednguez, H.\u00a0O., & Rao, K.\u00a0R. (2018).\u00a0Versatile Video Coding Latest Advances in Video Coding Standards\u00a0(pp.\u00a0i\u2013xxx).","key":"1725_CR1"},{"unstructured":"Bossen, F., Li, X., Norkin, A., & S\u00fchring, K. (2019). Jvet-o0003. JVET AHG report: Test model software development (AHG3).","key":"1725_CR2"},{"doi-asserted-by":"crossref","unstructured":"Sidaty, N., Hamidouche, W., Philippe, P., Fournier, J., & D\u00e9forges, O. (2019). Compression Performance of the Versatile Video Coding: HD and UHD Visual Quality Monitoring. Picture Coding Symposium (PCS).","key":"1725_CR3","DOI":"10.1109\/PCS48520.2019.8954562"},{"key":"1725_CR4","doi-asserted-by":"publisher","first-page":"81887","DOI":"10.1109\/ACCESS.2020.2991299","volume":"8","author":"MJ Garrido","year":"2020","unstructured":"Garrido, M. J., Pescador, F., Chavarr\u00edas, M., Lobo, P. J., Sanz, C., & Paz, P. (2020). An fpga-based architecture for the versatile video coding multiple transform selection core. IEEE Access, 8, 81887\u201381903.","journal-title":"IEEE Access"},{"doi-asserted-by":"crossref","unstructured":"Haggui, N., Belghith, F., Hamidouche, W., Masmoudi, N., & Nezan, J.-F. (2021). Multiple transform selection concept modeling and implementation using interface based sdf graphs. In Workshop on Design and Architectures for Signal and Image Processing (14th edition)\u00a0(pp.\u00a060\u201367).","key":"1725_CR5","DOI":"10.1145\/3441110.3441153"},{"unstructured":"Yviquel, H. (2013).\u00a0From dataflow-based video coding tools to dedicated embedded multi-core platforms. PhD thesis, Rennes 1.","key":"1725_CR6"},{"unstructured":"Nezan, J.\u00a0F. (2009).\u00a0Prototypage rapide d\u2019applications de traitement des images sur syst\u00e8mes embarqu\u00e9s. PhD thesis.","key":"1725_CR7"},{"unstructured":"JVET. (2017).\u00a0Algorithm Description of Joint Exploration Test Model 7(JEM7), MPEG document N17055. ITU-TVCEG (Q6\/16) and ISO\/IEC MPEG (JTC 1\/SC 29\/WG 11).","key":"1725_CR8"},{"doi-asserted-by":"crossref","unstructured":"Zhao, X., Zhang, L., Ma, S., & Gao, W. (2010). Rate-distortion optimized transform for intra-frame coding. In 2010 IEEE International Conference on Acoustics, Speech and Signal Processing\u00a0(pp.\u00a01414\u20131417). IEEE.","key":"1725_CR9","DOI":"10.1109\/ICASSP.2010.5495468"},{"doi-asserted-by":"crossref","unstructured":"Reznik, Y.\u00a0A. (2013). Relationship between dct-ii, dct-vi, and dst-vii transforms. In 2013 IEEE International Conference on Acoustics, Speech and Signal Processing, (pp.\u00a05642\u20135646). IEEE.","key":"1725_CR10","DOI":"10.1109\/ICASSP.2013.6638744"},{"doi-asserted-by":"crossref","unstructured":"Hamidouche, W., Philippe, P., Mohamed, C.-E., Kammoun, A., Menard, D., & D\u00e9forges, O. (2019). Hardware-friendly dst-vii\/dct-viii approximations for the versatile video coding standard. In 2019 Picture Coding Symposium (PCS)\u00a0(pp.\u00a01\u20135). IEEE.","key":"1725_CR11","DOI":"10.1109\/PCS48520.2019.8954535"},{"doi-asserted-by":"crossref","unstructured":"Shen, S., Shen, W., Fan, Y., & Zeng, X. (2012). A unified 4\/8\/16\/32-point integer idct architecture for multiple video coding standards. In 2012 IEEE International Conference on Multimedia and Expo (pp.\u00a0788\u2013793).\u00a0IEEE.","key":"1725_CR12","DOI":"10.1109\/ICME.2012.7"},{"doi-asserted-by":"crossref","unstructured":"Ahmed, A., Shahid, M.\u00a0U., et\u00a0al. (2012). N point dct vlsi architecture for emerging hevc standard. VLSI design.","key":"1725_CR13","DOI":"10.1155\/2012\/752024"},{"doi-asserted-by":"crossref","unstructured":"Zhang, Z., Zhao, X., Li, X., Li, Z., & Liu, S. (2019). Fast adaptive multiple transform for versatile video coding. In 2019 Data Compression Conference (DCC) (pp.\u00a063\u201372).\u00a0IEEE.","key":"1725_CR14","DOI":"10.1109\/DCC.2019.00014"},{"key":"1725_CR15","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.aeue.2016.12.024","volume":"73","author":"M Chen","year":"2017","unstructured":"Chen, M., Zhang, Y., & Lu, C. (2017). Efficient architecture of variable size hevc 2d-dct for fpga platforms. AEU Int J Electron Commun, 73, 1\u20138.","journal-title":"AEU Int J Electron Commun"},{"issue":"1","key":"1725_CR16","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1109\/TCE.2018.2812459","volume":"64","author":"MJ Garrido","year":"2018","unstructured":"Garrido, M. J., Pescador, F., Chavarrias, M., Lobo, P. J., & Sanz, C. (2018). A high performance fpga-based architecture for the future video coding adaptive multiple core transform. IEEE Transactions on Consumer Electronics, 64(1), 53\u201360.","journal-title":"IEEE Transactions on Consumer Electronics"},{"issue":"2","key":"1725_CR17","doi-asserted-by":"publisher","first-page":"117","DOI":"10.1109\/TCE.2017.014862","volume":"63","author":"AC Mert","year":"2017","unstructured":"Mert, A. C., Kalali, E., & Hamzaoglu, I. (2017). High performance 2d transform hardware for future video coding. IEEE Transactions on Consumer Electronics, 63(2), 117\u2013125.","journal-title":"IEEE Transactions on Consumer Electronics"},{"issue":"4","key":"1725_CR18","doi-asserted-by":"publisher","first-page":"424","DOI":"10.1109\/TCE.2018.2875528","volume":"64","author":"A Kammoun","year":"2018","unstructured":"Kammoun, A., Hamidouche, W., Belghith, F., Nezan, J.-F., & Masmoudi, N. (2018). Hardware design and implementation of adaptive multiple transforms for the versatile video coding standard. IEEE Transactions on Consumer Electronics, 64(4), 424\u2013432.","journal-title":"IEEE Transactions on Consumer Electronics"},{"issue":"9","key":"1725_CR19","doi-asserted-by":"publisher","first-page":"3289","DOI":"10.1109\/TCSVT.2019.2934752","volume":"30","author":"Y Fan","year":"2019","unstructured":"Fan, Y., Zeng, Y., Sun, H., Katto, J., & Zeng, X. (2019). A pipelined 2d transform architecture supporting mixed block sizes for the vvc standard. IEEE Transactions on Circuits and Systems for Video Technology, 30(9), 3289\u20133295.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"unstructured":"Philippe, P., & Lorcy, V. (2018). Further simplification for amt complexity reduction (ce6. 1.2). In Document JVET-K0299 11th JVET Meeting: Ljubljana, SI.","key":"1725_CR20"},{"unstructured":"Said, A., Egilmez, H., Seregin, V., & Karczewicz, M. (2018). Complexity reduction for adaptive multiple transforms (amts) using adjustment stages. In Document JVET-J0066 10th JVET Meeting: San Diego, CA, USA.","key":"1725_CR21"},{"unstructured":"Said, A., Egilmez, H., Seregin, V., Karczewicz, M., & Seregin, V. (2018). Efficient implementations of amt with transform adjustment stages. In Document JVET-K0272 11th JVET Meeting: Ljubljana, SI.","key":"1725_CR22"},{"unstructured":"Lorcy, V., & Philippe, P. (2018). Ce6: Further simplification of amt with adjustment stages (test ce6. 1.6 b). In Document JVETL0135-v1 12th JVET Meeting: Macao, CN.","key":"1725_CR23"},{"doi-asserted-by":"crossref","unstructured":"Bhattacharyya, S. S., Deprettere, E. F., Leupers, R., & Takala, J. (2018). Handbook of signal processing systems. Springer.","key":"1725_CR24","DOI":"10.1007\/978-3-319-91734-4"},{"doi-asserted-by":"crossref","unstructured":"Pelcat, M., Desnos, K., Heulot, J., Guy, C., Nezan, J.-F., & Aridhi, S. (2014). Preesm: A dataflow-based rapid prototyping framework for simplifying multicore dsp programming. In 2014 6th european embedded design in education and research conference (EDERC), (pp.\u00a036\u201340). IEEE.","key":"1725_CR25","DOI":"10.1109\/EDERC.2014.6924354"},{"doi-asserted-by":"crossref","unstructured":"Aguilar, M.\u00a0A., Leupers, R., Ascheid, G., & Murillo, L.\u00a0G. (2016). Automatic parallelization and accelerator offloading for embedded applications on heterogeneous mpsocs. In Proceedings of the 53rd Annual Design Automation Conference\u00a0(pp.\u00a01\u20136).","key":"1725_CR26","DOI":"10.1145\/2897937.2897991"},{"doi-asserted-by":"crossref","unstructured":"Grandpierre, T., Lavarenne, C., & Sorel, Y. (1999). Optimized rapid prototyping for real-time embedded heterogeneous multiprocessors. In Proceedings of the seventh international workshop on Hardware\/software codesign\u00a0(pp. 74\u201378).","key":"1725_CR27","DOI":"10.1145\/301177.301489"},{"issue":"10","key":"1725_CR28","first-page":"1224","volume":"28","author":"J Gorin","year":"2013","unstructured":"Gorin, J., Raulet, M., & Pr\u00eateux, F. (2013). Mpeg reconfigurable video coding: From specification to a reconfigurable implementation. Signal Processing: Image Communication, 28(10), 1224\u20131238.","journal-title":"Signal Processing: Image Communication"},{"doi-asserted-by":"crossref","unstructured":"Bhattacharyya, S.\u00a0S., & Levine, W.\u00a0S. (2006). Optimization of signal processing software for control system implementation. In 2006 IEEE Conference on Computer Aided Control System Design, 2006 IEEE International Conference on Control Applications, 2006 IEEE International Symposium on Intelligent Control\u00a0(pp.\u00a01562\u20131567). IEEE .","key":"1725_CR29","DOI":"10.1109\/CACSD-CCA-ISIC.2006.4776874"},{"doi-asserted-by":"crossref","unstructured":"S\u00e9rot, J. (2020). Hocl: High level specification of dataflow graphs. In IFL 2020: Proceedings of the 32nd Symposium on Implementation and Application of Functional Languages\u00a0(pp.\u00a011\u201322).","key":"1725_CR30","DOI":"10.1145\/3462172.3462185"},{"doi-asserted-by":"crossref","unstructured":"Desnos, K., & Heulot, J. (2014). PiSDF: Parameterized & interfaced synchronous dataflow for mpsocs runtime reconfiguration. In 1st Workshop on MEthods and TOols for Dataflow PrOgramming (METODO).","key":"1725_CR31","DOI":"10.1109\/SAMOS.2013.6621104"},{"unstructured":"Desnos, K. (2014).\u00a0Memory Study and Dataflow Representations for Rapid Prototyping of Signal Processing Applications on MPSoCs. PhD thesis, INSA de Rennes.","key":"1725_CR32"},{"doi-asserted-by":"crossref","unstructured":"Miomandre, H., Hasco\u00ebt, J., Desnos, K., Martin, K., de\u00a0Dinechin, B.\u00a0D., & Nezan, J.-F. (2017). Demonstrating the spider runtime for reconfigurable dataflow graphs execution onto a dma-based manycore processor. In IEEE International Workshop on Signal Processing Systems.","key":"1725_CR33","DOI":"10.1145\/3183767.3183780"},{"doi-asserted-by":"crossref","unstructured":"Honorat, A., Desnos, K., Dardaillon, M., & Nezan, J.-F. (2020). A fast heuristic to pipeline sdf graphs. In International Conference on Embedded Computer Systems\u00a0(pp.\u00a0139\u2013151). Springer.","key":"1725_CR34","DOI":"10.1007\/978-3-030-60939-9_10"},{"doi-asserted-by":"crossref","unstructured":"Desnos, K., Pelcat, M., Nezan, J.-F., & Aridhi, S. (2015). Buffer merging technique for minimizing memory footprints of synchronous dataflow specifications. In 2015 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)\u00a0(pp.\u00a01111\u20131115). IEEE.","key":"1725_CR35","DOI":"10.1109\/ICASSP.2015.7178142"},{"doi-asserted-by":"crossref","unstructured":"Hasco\u00ebt, J., Desnos, K., Nezan, J.-F., & de\u00a0Dinechin, B.\u00a0D. (2017). Hierarchical dataflow model for efficient programming of clustered manycore processors. In 2017 IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP), (pp.\u00a0137\u2013142). IEEE.","key":"1725_CR36","DOI":"10.1109\/ASAP.2017.7995270"},{"doi-asserted-by":"crossref","unstructured":"Miomandre, H., Hasco\u00ebt, J., Desnos, K., Martin, K.\u00a0J., de\u00a0Dinechin\u00a0Kalray, B.\u00a0D., & Nezan, J.-F. (2018). Embedded runtime for reconfigurable dataflow graphs on manycore architectures. In Proceedings of the 9th Workshop and 7th Workshop on Parallel Programming and RunTime Management Techniques for Manycore Architectures and Design Tools and Architectures for Multicore Embedded Computing Platforms\u00a0(pp.\u00a051\u201356).","key":"1725_CR37","DOI":"10.1145\/3183767.3183780"},{"doi-asserted-by":"crossref","unstructured":"Heulot, J., Pelcat, M., Desnos, K., Nezan, J.-F., & Aridhi, S. (2014). Spider: A synchronous parameterized and interfaced dataflow-based rtos for multicore dsps. In 2014 6th European Embedded Design in Education and Research Conference (EDERC)\u00a0(pp.\u00a0167\u2013171). IEEE.","key":"1725_CR38","DOI":"10.1109\/EDERC.2014.6924381"},{"doi-asserted-by":"crossref","unstructured":"Neuendorffer, S., & Lee, E. (2004). Hierarchical reconfiguration of dataflow models. In Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2004. MEMOCODE\u201904. (pp.\u00a0179\u2013188).\u00a0IEEE.","key":"1725_CR39","DOI":"10.1109\/MEMCOD.2004.1459852"},{"doi-asserted-by":"crossref","unstructured":"Desnos, K., Pelcat, M., Nezan, J.-F., Bhattacharyya, S.\u00a0S., & Aridhi, S. (2013). Pimm: Parameterized and interfaced dataflow meta-model for mpsocs runtime reconfiguration. In 2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)\u00a0(pp.\u00a041\u201348). IEEE.","key":"1725_CR40","DOI":"10.1109\/SAMOS.2013.6621104"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-021-01725-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11265-021-01725-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-021-01725-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,16]],"date-time":"2022-07-16T13:10:22Z","timestamp":1657977022000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11265-021-01725-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2,3]]},"references-count":40,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2022,7]]}},"alternative-id":["1725"],"URL":"https:\/\/doi.org\/10.1007\/s11265-021-01725-4","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2022,2,3]]},"assertion":[{"value":"9 April 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 September 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 November 2021","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 February 2022","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}