{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,15]],"date-time":"2025-12-15T14:14:01Z","timestamp":1765808041448,"version":"3.37.3"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2022,4,16]],"date-time":"2022-04-16T00:00:00Z","timestamp":1650067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,4,16]],"date-time":"2022-04-16T00:00:00Z","timestamp":1650067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1007\/s11265-022-01756-5","type":"journal-article","created":{"date-parts":[[2022,4,16]],"date-time":"2022-04-16T20:03:02Z","timestamp":1650139382000},"page":"1447-1457","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["FPGA Implementation of an Ultrasonic Flaw Detection Algorithm Based on Convolutional Neural Networks"],"prefix":"10.1007","volume":"94","author":[{"given":"Y.","family":"Yuan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Virupakshappa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2376-8325","authenticated-orcid":false,"given":"E.","family":"Oruklu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,4,16]]},"reference":[{"issue":"11","key":"1756_CR1","doi-asserted-by":"publisher","first-page":"2278","DOI":"10.1109\/5.726791","volume":"86","author":"Y LeCun","year":"1998","unstructured":"LeCun, Y., et al. (1998). Gradient-based learning applied to document recognition. Proceedings of the IEEE, 86(11), 2278\u20132324.","journal-title":"Proceedings of the IEEE"},{"key":"1756_CR2","unstructured":"Krizhevsky, A., Sutskever, I., & Hinton, G. E. (2012). Imagenet classification with deep convolutional neural networks.\u00a0Advances in neural information processing systems, 1097\u20131105."},{"key":"1756_CR3","unstructured":"Imagenet. [Online]. Available: http:\/\/image-net.org\/"},{"key":"1756_CR4","doi-asserted-by":"crossref","unstructured":"Long, J., Shelhamer, E., & Darrell, T. (2015). Fully convolutional networks for semantic segmentation. In\u00a0Proceedings of the IEEE conference on computer vision and pattern recognition (pp. 3431\u20133440).","DOI":"10.1109\/CVPR.2015.7298965"},{"key":"1756_CR5","doi-asserted-by":"crossref","unstructured":"Kim, Y. (2014). Convolutional neural networks for sentence classification. In Proceeding 2014 Conference on Empirical Methods in Natural Language Processing (pp. 1746\u20131751).","DOI":"10.3115\/v1\/D14-1181"},{"key":"1756_CR6","doi-asserted-by":"crossref","unstructured":"Shi, W., et al. (2016). Real-time single image and video super-resolution using an efficient sub-pixel convolutional neural network. In\u00a0Proceedings of the IEEE conference on computer vision and pattern recognition\u00a0(pp. 1874\u20131883).","DOI":"10.1109\/CVPR.2016.207"},{"key":"1756_CR7","doi-asserted-by":"crossref","unstructured":"Virupakshappa, K., & Oruklu, E. (2019). Multi-class classification of defect types in ultrasonic ndt signals with convolutional neural networks. In\u00a02019 IEEE International Ultrasonics Symposium (IUS)\u00a0(pp. 1647\u20131650). IEEE.","DOI":"10.1109\/ULTSYM.2019.8926027"},{"key":"1756_CR8","doi-asserted-by":"crossref","unstructured":"Chapon, A., Pereira, D., Toews, M., & Belanger, P. (2021). Deconvolution of ultrasonic signals using a convolutional neural network.\u00a0Ultrasonics,\u00a0111, 106312.","DOI":"10.1016\/j.ultras.2020.106312"},{"key":"1756_CR9","doi-asserted-by":"crossref","unstructured":"Pilikos, G., Horchens, L., Batenburg, K. J., van Leeuwen, T., & Lucka, F. (2020). Fast ultrasonic imaging using end-to-end deep learning. In\u00a02020 IEEE International Ultrasonics Symposium (IUS)\u00a0(pp. 1\u20134). IEEE.","DOI":"10.1109\/IUS46767.2020.9251550"},{"key":"1756_CR10","doi-asserted-by":"crossref","unstructured":"Posilovi\u0107, L., Medak, D., Suba\u0161i\u0107, M., Petkovi\u0107, T., Budimir, M., & Lon\u010dari\u0107, S. (2019).\u00a0Flaw detection from ultrasonic images using YOLO and SSD. In 2019 11th International Symposium on Image and Signal Processing and Analysis (ISPA) (pp. 163\u2013168).","DOI":"10.1109\/ISPA.2019.8868929"},{"key":"1756_CR11","doi-asserted-by":"crossref","unstructured":"Virupakshappa, K., Marino, M., & Oruklu, E. (2018).\u00a0A multi-resolution convolutional neural network architecture for ultrasonic flaw detection. In 2018 IEEE International Ultrasonics Symposium (IUS) (pp. 1\u20134).","DOI":"10.1109\/ULTSYM.2018.8579888"},{"key":"1756_CR12","doi-asserted-by":"crossref","unstructured":"Guo, K., et al. (2018).\u00a0 Angel-eye: A complete designflow for mapping CNN onto embedded FPGA. IEEE Transactions Computer-Aided Design Integrated Circuits Systems,\u00a037(1), 35\u201347.","DOI":"10.1109\/TCAD.2017.2705069"},{"key":"1756_CR13","doi-asserted-by":"crossref","unstructured":"Zhang, C., et al. (2015). Optimizing FPGA-based accelerator design for deep convolutional neural networks. In Proceedings of the 2015 ACM\/SIGDA international symposium on field-programmable gate arrays (pp. 161\u2013170).","DOI":"10.1145\/2684746.2689060"},{"key":"1756_CR14","doi-asserted-by":"crossref","unstructured":"Shen, Y., Ferdman, M., & Milder, P. (2017). Maximizing CNN accelerator efficiency through resource partitioning. In 2017 ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA) (pp. 535\u2013547).","DOI":"10.1145\/3079856.3080221"},{"key":"1756_CR15","doi-asserted-by":"crossref","unstructured":"Ma, Y., Cao, Y., Vrudhula, S., & Seo, J. S. (2018).\u00a0Optimizing the convolution operation to accelerate deep neural networks on FPGA. IEEE Transactions on Very Large Scale Integration (VLSI) Systems,\u00a026(7), 1354\u20131367.","DOI":"10.1109\/TVLSI.2018.2815603"},{"key":"1756_CR16","doi-asserted-by":"crossref","unstructured":"Qiu, J., et al. (2016). Going deeper with embedded FPGA platform for convolutional neural network. In Proc. ACM FPGA\u00a0(pp. 26\u201335).","DOI":"10.1145\/2847263.2847265"},{"key":"1756_CR17","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1016\/j.vlsi.2017.12.009","volume":"62","author":"Y Ma","year":"2018","unstructured":"Ma, Y., et al. (2018). ALAMO: FPGA acceleration of deep learning algorithms with a modularized RTL compiler. Integration, the VLSI Journal, 62, 14\u201323.","journal-title":"Integration, the VLSI Journal"},{"key":"1756_CR18","unstructured":"Wang, C., et al. (2017). DLAU: A scalable deep learning accelerator unit on FPGA. IEEE Transactions Computer-Aided Design Integrated Circuits Systems, 36(3), 513\u2013517."},{"key":"1756_CR19","unstructured":"Schmerr,\u00a0L. W. Jr. (2016) Fundamentals of ultrasonic non destructive evaluation: A modeling approach. In Measurement Science and Technology (2nd ed.). Springer Series. ISBN 978\u20133\u2013319\u201330463\u20132."},{"key":"1756_CR20","volume-title":"Deep learning","author":"I Goodfellow","year":"2016","unstructured":"Goodfellow, I., Bengio, Y., & Courville, A. (2016). Deep learning. MIT Press."},{"key":"1756_CR21","doi-asserted-by":"crossref","unstructured":"Deng, J., Dong,\u00a0 W., Socher, R., Li,\u00a0 L. J., Li,\u00a0K., & Fei-Fei, L. (2009).\u00a0ImageNet: A large-scale hierarchical image database. In 2009 IEEE conference on computer vision and pattern recognition (pp. 248\u2013255).","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"1756_CR22","unstructured":"AXI Reference Guide, v14.3, Xilinx, San Jose, CA, 2012"},{"key":"1756_CR23","doi-asserted-by":"crossref","unstructured":"Xie,\u00a0L., et al. (2018). High throughput CNN accelerator design based on FPGA. In IEEE International Conference on Field-Programmable Technology (FPT) (pp.\u00a0274\u2013277).","DOI":"10.1109\/FPT.2018.00052"},{"issue":"4","key":"1756_CR24","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1145\/1498765.1498785","volume":"52","author":"S Williams","year":"2009","unstructured":"Williams, S., Waterman, A., & Patterson, D. (2009). Roofline: An insightful visual performance model for multicore architectures. Communications of the ACM, 52(4), 65\u201376.","journal-title":"Communications of the ACM"},{"key":"1756_CR25","unstructured":"ZedBoard, [Online]. Available: http:\/\/www.zedboard.org\/"},{"key":"1756_CR26","unstructured":"Vivado Design Suite HLx Editions - Accelerating High Level Design, [Online]. Available: https:\/\/www.xilinx.com\/products\/design-tools\/vivado.html"},{"key":"1756_CR27","unstructured":"Simonyan, K., & Zisserman, A. (2015). Very deep convolutional networks for large-scale image recognition.\u00a0arXiv:1409.1556 [cs.CV]."},{"key":"1756_CR28","doi-asserted-by":"crossref","unstructured":"Mei, C., et al. (2017). A 200MHZ 202.4GFLOPS@10.8W VGG16 accelerator in Xilinx VX690T. In Proc. IEEE Global Conference Signal Information Process. (GlobalSIP)\u00a0(pp. 784\u2013788).","DOI":"10.1109\/GlobalSIP.2017.8309067"},{"issue":"8","key":"1756_CR29","doi-asserted-by":"publisher","first-page":"1874","DOI":"10.1109\/TVLSI.2019.2913958","volume":"27","author":"X Lian","year":"2019","unstructured":"Lian, X., et al. (2019). High-performance FPGA-based CNN accelerator with block-floating-point arithmetic. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 27(8), 1874\u20131885.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"12","key":"1756_CR30","doi-asserted-by":"publisher","first-page":"2816","DOI":"10.1109\/TVLSI.2019.2941250","volume":"27","author":"S Kala","year":"2019","unstructured":"Kala, S., et al. (2019). High-performance CNN accelerator on FPGA using unified winograd-GEMM architecture. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 27(12), 2816\u20132828.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"1756_CR31","doi-asserted-by":"crossref","unstructured":"Wang, J., et al. (2018). Efficient hardware architectures for deep convolutional neural network. IEEE Transactions on Circuits and Systems I: Regular Papers,\u00a065(6),\u00a01941\u20131953.","DOI":"10.1109\/TCSI.2017.2767204"},{"key":"1756_CR32","doi-asserted-by":"crossref","unstructured":"Chen, Z., et al. (2020). Deep neural network acceleration based on low-rank approximated channel pruning. IEEE Transactions on Circuits and Systems I: Regular Papers,\u00a067(4), 1232\u20131244.","DOI":"10.1109\/TCSI.2019.2958937"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-022-01756-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11265-022-01756-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-022-01756-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,7]],"date-time":"2022-12-07T18:06:10Z","timestamp":1670436370000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11265-022-01756-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,16]]},"references-count":32,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2022,12]]}},"alternative-id":["1756"],"URL":"https:\/\/doi.org\/10.1007\/s11265-022-01756-5","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2022,4,16]]},"assertion":[{"value":"26 July 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 December 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 March 2022","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 April 2022","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}