{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:06:58Z","timestamp":1781885218129,"version":"3.54.5"},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"9","license":[{"start":{"date-parts":[[2022,5,21]],"date-time":"2022-05-21T00:00:00Z","timestamp":1653091200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,5,21]],"date-time":"2022-05-21T00:00:00Z","timestamp":1653091200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100001843","name":"Science and Engineering Research Board","doi-asserted-by":"publisher","award":["SRG\/2020\/001005"],"award-info":[{"award-number":["SRG\/2020\/001005"]}],"id":[{"id":"10.13039\/501100001843","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2022,9]]},"DOI":"10.1007\/s11265-022-01760-9","type":"journal-article","created":{"date-parts":[[2022,5,21]],"date-time":"2022-05-21T11:03:04Z","timestamp":1653130984000},"page":"895-912","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Energy Efficient Hardware Loop Based Optimization for CGRAs"],"prefix":"10.1007","volume":"94","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3826-3810","authenticated-orcid":false,"given":"Chilankamol","family":"Sunny","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Satyajit","family":"Das","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kevin J. M.","family":"Martin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Philippe","family":"Coussy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2022,5,21]]},"reference":[{"key":"1760_CR1","doi-asserted-by":"crossref","unstructured":"Nowatzki, T., Gangadhan, V., Sankaralingam, K., & Wright, G. (2016). Pushing the limits of accelerator efficiency while retaining programmability. In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA) (pp. 27\u201339). IEEE.","DOI":"10.1109\/HPCA.2016.7446051"},{"key":"1760_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3357375","volume":"52","author":"L Liu","year":"2019","unstructured":"Liu, L., Zhu, J., Li, Z., Lu, Y., Deng, Y., Han, J., et al. (2019). A survey of coarse-grained reconfigurable architecture and design: Taxonomy, challenges, and applications. ACM Computing Surveys (CSUR), 52, 1\u201339.","journal-title":"ACM Computing Surveys (CSUR)"},{"key":"1760_CR3","doi-asserted-by":"publisher","first-page":"146719","DOI":"10.1109\/ACCESS.2020.3012084","volume":"8","author":"A Podobas","year":"2020","unstructured":"Podobas, A., Sano, K., & Matsuoka, S. (2020). A survey on coarse-grained reconfigurable architectures from a performance perspective. IEEE Access, 8, 146719\u2013146743.","journal-title":"IEEE Access"},{"key":"1760_CR4","doi-asserted-by":"crossref","unstructured":"Zheng, S., Zhang, K., Tian, Y., Yin, W., Wang, L., & Zhou, X. (2021). Fastcgra: A modeling, evaluation, and exploration platform for large-scale coarse-grained reconfigurable arrays. In 2021 International Conference on Field-Programmable Technology (ICFPT) (pp. 1\u201310). IEEE.","DOI":"10.1109\/ICFPT52863.2021.9609928"},{"key":"1760_CR5","unstructured":"Dragomir, O.\u00a0S., & Bertels, K. (2010). Extending loop unrolling and shifting for reconfigurable architectures. Architectures and Compilers for Embedded Systems (ACES), (pp. 61\u201364)."},{"key":"1760_CR6","doi-asserted-by":"crossref","unstructured":"Hamzeh, M., Shrivastava, A., & Vrudhula, S. (2012). Epimap: Using epimorphism to map applications on cgras. In Proceedings of the 49th Annual Design Automation Conference (pp. 1284\u20131291).","DOI":"10.1145\/2228360.2228600"},{"key":"1760_CR7","doi-asserted-by":"crossref","unstructured":"Liu, D., Yin, S., Liu, L., & Wei, S. (2013). Polyhedral model based mapping optimization of loop nests for cgras. In Proceedings of the 50th Annual Design Automation Conference (pp. 1\u20138).","DOI":"10.1145\/2463209.2488757"},{"key":"1760_CR8","doi-asserted-by":"crossref","unstructured":"Park, H., Fan, K., Mahlke, S.\u00a0A., Oh, T., Kim, H., & Kim, H.-S. (2008). Edge-centric modulo scheduling for coarse-grained reconfigurable architectures. In Proceedings of the 17th international conference on Parallel architectures and compilation techniques (pp. 166\u2013176).","DOI":"10.1145\/1454115.1454140"},{"key":"1760_CR9","doi-asserted-by":"crossref","unstructured":"Das, S., Martin, K.\u00a0J., Coussy, P., Rossi, D., & Benini, L. (2017). Efficient mapping of cdfg onto coarse-grained reconfigurable array architectures. In 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC) (pp. 127\u2013132). IEEE.","DOI":"10.1109\/ASPDAC.2017.7858308"},{"key":"1760_CR10","doi-asserted-by":"crossref","unstructured":"Bajwa, R.\u00a0S., Hiraki, M., Kojima, H., Gorny, D.\u00a0J., Nitta, K.-I., Shridhar, A., Seki, K., & Sasaki, K. (1997). Instruction buffering to reduce power in processors for signal processing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 5, 417\u2013424.","DOI":"10.1109\/92.645068"},{"key":"1760_CR11","doi-asserted-by":"publisher","first-page":"200","DOI":"10.1109\/TC.2007.70790","volume":"57","author":"N Kavvadias","year":"2008","unstructured":"Kavvadias, N., & Nikolaidis, S. (2008). Elimination of overhead operations in complex loop structures for embedded microprocessors. IEEE Transactions on Computers, 57, 200\u2013214.","journal-title":"IEEE Transactions on Computers"},{"key":"1760_CR12","doi-asserted-by":"crossref","unstructured":"Mathew, B., & Davis, A. (2004). A loop accelerator for low power embedded vliw processors. In Proceedings of the 2nd IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis (pp. 6\u201311).","DOI":"10.1145\/1016720.1016726"},{"key":"1760_CR13","unstructured":"Tsao, Y.-L., Chen, W.-H., Cheng, W.-S., Lin, M.-C., & Jou, S.-J. (2003). Hardware nested looping of parameterized and embedded dsp core. In IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings. (pp. 49\u201352). IEEE."},{"key":"1760_CR14","doi-asserted-by":"crossref","unstructured":"Balasubramanian, M., Dave, S., Shrivastava, A., & Jeyapaul, R. (2018). Laser: A hardware\/software approach to accelerate complicated loops on cgras. In 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE) (pp. 1069\u20131074). IEEE.","DOI":"10.23919\/DATE.2018.8342170"},{"key":"1760_CR15","doi-asserted-by":"crossref","unstructured":"Sunny, C., Das, S., Martin, K.\u00a0J., & Coussy, P. (2021). Hardware based loop optimization for cgra architectures. In International Symposium on Applied Reconfigurable Computing (pp. 65\u201380). Springer.","DOI":"10.1007\/978-3-030-79025-7_5"},{"key":"1760_CR16","doi-asserted-by":"crossref","unstructured":"Torng, C., Pan, P., Ou, Y., Tan, C., & Batten, C. (2021). Ultra-elastic cgras for irregular loop specialization. In 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA) (pp. 412\u2013425). IEEE.","DOI":"10.1109\/HPCA51647.2021.00042"},{"key":"1760_CR17","doi-asserted-by":"crossref","unstructured":"Vadivel, K., Wijtvliet, M., Jordans, R., & Corporaal, H. (2017). Loop overhead reduction techniques for coarse grained reconfigurable architectures. In 2017 Euromicro Conference on Digital System Design (DSD) (pp. 14\u201321). IEEE.","DOI":"10.1109\/DSD.2017.83"},{"key":"1760_CR18","doi-asserted-by":"crossref","unstructured":"Das, S., Martin, K.\u00a0J., Coussy, P., & Rossi, D. (2018a). A heterogeneous cluster with reconfigurable accelerator for energy efficient near-sensor data analytics. In 2018 IEEE International Symposium on Circuits and Systems (ISCAS) (pp. 1\u20135). IEEE.","DOI":"10.1109\/ISCAS.2018.8351749"},{"key":"1760_CR19","doi-asserted-by":"crossref","unstructured":"Gautschi, M., Schiavone, P.\u00a0D., Traber, A., Loi, I., Pullini, A., Rossi, D., Flamand, E., G\u00fcrkaynak, F.\u00a0K., & Benini, L. (2017). Near-threshold risc-v core with dsp extensions for scalable iot endpoint devices. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 25, 2700\u20132713.","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"1760_CR20","doi-asserted-by":"publisher","first-page":"1673","DOI":"10.1016\/j.jss.2012.02.016","volume":"85","author":"W Tian","year":"2012","unstructured":"Tian, W., Xue, C. J., Li, M., & Chen, E. (2012). Loop fusion and reordering for register file optimization on stream processors. Journal of Systems and Software, 85, 1673\u20131681.","journal-title":"Journal of Systems and Software"},{"key":"1760_CR21","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Li, G., & Yang, X. (2007). Recognition and optimization of loop-carried stream reusing of scientific computing applications on the stream processor. In International Conference on Computational Science (pp. 474\u2013481). Springer.","DOI":"10.1007\/978-3-540-72584-8_63"},{"key":"1760_CR22","doi-asserted-by":"crossref","unstructured":"Ozaki, N., Yoshihiro, Y., Saito, Y., Ikebuchi, D., Kimura, M., Amano, H., Nakamura, H., Usami, K., Namiki, M., & Kondo, M. (2011). Cool mega-array: A highly energy efficient reconfigurable accelerator. In 2011 International Conference on Field-Programmable Technology (pp. 1\u20138). IEEE.","DOI":"10.1109\/FPT.2011.6132668"},{"key":"1760_CR23","doi-asserted-by":"crossref","unstructured":"Prabhakar, R., Zhang, Y., Koeplinger, D., Feldman, M., Zhao, T., Hadjis, S., Pedram, A., Kozyrakis, C., & Olukotun, K. (2017). Plasticine: A reconfigurable architecture for parallel patterns. In 2017 ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA) (pp. 389\u2013402). IEEE.","DOI":"10.1145\/3079856.3080256"},{"key":"1760_CR24","doi-asserted-by":"crossref","unstructured":"Gobieski, G., Atli, A.\u00a0O., Mai, K., Lucia, B., & Beckmann, N. (2021). Snafu: an ultra-low-power, energy-minimal cgra-generation framework and architecture. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA) (pp. 1027\u20131040). IEEE.","DOI":"10.1109\/ISCA52012.2021.00084"},{"key":"1760_CR25","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Zhang, N., Zhao, T., Vilim, M., Shahbaz, M., & Olukotun, K. (2021). Sara: Scaling a reconfigurable dataflow accelerator. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA) (pp. 1041\u20131054). IEEE.","DOI":"10.1109\/ISCA52012.2021.00085"},{"key":"1760_CR26","unstructured":"Das, S. (2018). Architecture and Programming Model Support for Reconfigurable Accelerators in Multi-Core Embedded Systems. Ph.D. thesis Lorient."},{"key":"1760_CR27","doi-asserted-by":"crossref","unstructured":"Prasad, R., Das, S., Martin, K.\u00a0J., Tagliavini, G., Coussy, P., Benini, L., & Rossi, D. (2020). Transpire: An energy-efficient transprecision floating-point programmable architecture. In 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE) (pp. 1067\u20131072). IEEE.","DOI":"10.23919\/DATE48585.2020.9116408"},{"key":"1760_CR28","doi-asserted-by":"publisher","first-page":"1095","DOI":"10.1109\/TCAD.2018.2834397","volume":"38","author":"S Das","year":"2018","unstructured":"Das, S., Martin, K. J., Rossi, D., Coussy, P., & Benini, L. (2018b). An energy-efficient integrated programmable array accelerator and compilation flow for near-sensor ultralow power processing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 38, 1095\u20131108.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"1760_CR29","doi-asserted-by":"publisher","first-page":"2665","DOI":"10.1007\/s11227-018-2678-x","volume":"75","author":"W Bielecki","year":"2019","unstructured":"Bielecki, W., & Skotnicki, P. (2019). Insight into tiles generated by means of a correction technique. The Journal of Supercomputing, 75, 2665\u20132690.","journal-title":"The Journal of Supercomputing"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-022-01760-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11265-022-01760-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-022-01760-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,27]],"date-time":"2022-08-27T04:24:02Z","timestamp":1661574242000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11265-022-01760-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,21]]},"references-count":29,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2022,9]]}},"alternative-id":["1760"],"URL":"https:\/\/doi.org\/10.1007\/s11265-022-01760-9","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,5,21]]},"assertion":[{"value":"3 October 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 January 2022","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 April 2022","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 May 2022","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors have no conflicts of interest to declare that are relevant to the content of this article.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflicts of Interests"}}]}}