{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,14]],"date-time":"2026-02-14T07:45:49Z","timestamp":1771055149309,"version":"3.50.1"},"reference-count":42,"publisher":"Springer Science and Business Media LLC","issue":"7","license":[{"start":{"date-parts":[[2022,10,14]],"date-time":"2022-10-14T00:00:00Z","timestamp":1665705600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,10,14]],"date-time":"2022-10-14T00:00:00Z","timestamp":1665705600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2023,7]]},"DOI":"10.1007\/s11265-022-01819-7","type":"journal-article","created":{"date-parts":[[2022,10,14]],"date-time":"2022-10-14T22:09:20Z","timestamp":1665785360000},"page":"895-907","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["OpenVVC Decoder Parameterized and Interfaced Synchronous Dataflow (PiSDF) Model: Tile Based Parallelism"],"prefix":"10.1007","volume":"95","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7058-9162","authenticated-orcid":false,"given":"Naouel","family":"Haggui","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wassim","family":"Hamidouche","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fatma","family":"Belghith","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nouri","family":"Masmoudi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Fran\u00e7ois","family":"Nezan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,10,14]]},"reference":[{"key":"1819_CR1","volume-title":"Cisco annual internet report (2018\u20132023) white paper","author":"U Cisco","year":"2020","unstructured":"Cisco, U. (2020). Cisco annual internet report (2018\u20132023) white paper. Cisco: San Jose, CA, USA."},{"issue":"12","key":"1819_CR2","doi-asserted-by":"publisher","first-page":"1649","DOI":"10.1109\/TCSVT.2012.2221191","volume":"22","author":"GJ Sullivan","year":"2012","unstructured":"Sullivan, G. J., Ohm, J.-R., Han, W.-J., & Wiegand, T. (2012). Overview of the high efficiency video coding (HEVC) standard. IEEE Transactions on Circuits and Systems for Video Technology, 22(12), 1649\u20131668.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"1819_CR3","doi-asserted-by":"crossref","unstructured":"Hamidouche, W., Biatek, T., Abdoli, M., Francois, E., Pescador, F., Radosavljevic, M., Menard, D., & Raulet, M. (2022). Versatile video coding standard: A review from coding tools to consumers deployment. IEEE Consumer Electronics Magazine.","DOI":"10.1109\/MCE.2022.3144545"},{"key":"1819_CR4","doi-asserted-by":"publisher","first-page":"5377","DOI":"10.1109\/TIP.2021.3083447","volume":"30","author":"T Li","year":"2021","unstructured":"Li, T., Xu, M., Tang, R., Chen, Y., & Xing, Q. (2021). DeepQTMT: A deep learning approach for fast QTMT-based CU partition of intra-mode VVC. IEEE Transactions on Image Processing, 30, 5377\u20135390.","journal-title":"IEEE Transactions on Image Processing"},{"key":"1819_CR5","doi-asserted-by":"crossref","unstructured":"Wieckowski, A., Hege, G., Bartnik, C., Lehmann, C., Stoffers, C., Bross, B., & Marpe, D. (2020). Towards a live software decoder implementation for the upcoming versatile video coding (VVC) codec. In 2020 IEEE International Conference on Image Processing (ICIP)\u00a0(pp. 3124\u20133128). IEEE.","DOI":"10.1109\/ICIP40778.2020.9191199"},{"key":"1819_CR6","unstructured":"Amestoy, T., Cabarat, P.-l., Gautier, G., Hamidouche, W., & Menard, D. (2022). OpenVVC: A lightweight software decoder for the versatile video coding standard.\u00a0Preprint retrieved from\u00a0http:\/\/arxiv.org\/abs\/2205.12217"},{"key":"1819_CR7","doi-asserted-by":"crossref","unstructured":"Pelcat, M., Desnos, K., Heulot, J., Guy, C., Nezan, J.-F., & Aridhi, S. (2014). PREESM: A dataflow-based rapid prototyping framework for simplifying multicore DSP programming. In 2014 6th European Embedded Design in Education and Research Conference (EDERC)\u00a0(pp. 36\u201340). IEEE.","DOI":"10.1109\/EDERC.2014.6924354"},{"key":"1819_CR8","doi-asserted-by":"crossref","unstructured":"Desnos, K. & Heulot, J. (2014). PISDF: Parameterized & interfaced synchronous dataflow for MPSoCs runtime reconfiguration. In 1st Workshop on Methods and Tools for Dataflow Programming (METODO).","DOI":"10.1109\/SAMOS.2013.6621104"},{"key":"1819_CR9","doi-asserted-by":"crossref","unstructured":"Aguilar, M.\u00a0A., Leupers, R., Ascheid, G., & Murillo, L.\u00a0G. (2016). Automatic parallelization and accelerator offloading for embedded applications on heterogeneous MPSoCs. In Proceedings of the 53rd Annual Design Automation Conference\u00a0(pp. 1\u20136).","DOI":"10.1145\/2897937.2897991"},{"key":"1819_CR10","doi-asserted-by":"crossref","unstructured":"Grandpierre, T., Lavarenne, C., & Sorel, Y. (1999). Optimized rapid prototyping for real-time embedded heterogeneous multiprocessors. In Proceedings of the Seventh International Workshop on Hardware\/Software Codesign, CODES \u201999 (pp. 74\u201378). New York, NY, USA. Association for Computing Machinery.","DOI":"10.1145\/301177.301489"},{"key":"1819_CR11","doi-asserted-by":"crossref","unstructured":"Yviquel, H., Lorence, A., Jerbi, K., Cocherel, G., Sanchez, A., & Raulet, M. (2013). ORCC: Multimedia development made easy. In Proceedings of the 21st ACM International Conference on Multimedia\u00a0(pp. 863\u2013866).","DOI":"10.1145\/2502081.2502231"},{"key":"1819_CR12","unstructured":"Yu-Kwong, K. (1997). High-performance algorithms for compiletime scheduling of parallel processors. The Hong Kong University of Science and Technology in Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy in Computer Science Hong Kong."},{"key":"1819_CR13","doi-asserted-by":"crossref","unstructured":"Ghamarian, A.\u00a0H., Geilen, M.\u00a0C., Stuijk, S., Basten, T., Theelen, B.\u00a0D., Mousavi, M.\u00a0R., Moonen, A.\u00a0J., & Bekooij, M.\u00a0J. (2006). Throughput analysis of synchronous data flow graphs. In Sixth International Conference on Application of Concurrency to System Design (ACSD\u201906)\u00a0(pp. 25\u201336). IEEE.","DOI":"10.1109\/ACSD.2006.33"},{"key":"1819_CR14","doi-asserted-by":"crossref","unstructured":"Sriram, S., & Bhattacharyya, S.\u00a0S. (2018). Embedded multiprocessors: Scheduling and synchronization. CRC Press.","DOI":"10.1201\/9781420048025"},{"key":"1819_CR15","unstructured":"Desnos, K., Pelcat, M., Nezan, J.-F., & Aridhi, S. (2013). Pre-and post-scheduling memory allocation strategies on MPSoCs. In Proceedings of the 2013 Electronic System Level Synthesis Conference (ESLsyn)\u00a0(pp. 1\u20136). IEEE."},{"issue":"12","key":"1819_CR16","doi-asserted-by":"publisher","first-page":"1778","DOI":"10.1109\/TCSVT.2012.2221526","volume":"22","author":"V Sze","year":"2012","unstructured":"Sze, V., & Budagavi, M. (2012). High throughput CABAC entropy coding in HEVC. IEEE Transactions on Circuits and Systems for Video Technology, 22(12), 1778\u20131791.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"10","key":"1819_CR17","doi-asserted-by":"publisher","first-page":"3765","DOI":"10.1109\/TCSVT.2021.3072204","volume":"31","author":"F Bossen","year":"2021","unstructured":"Bossen, F., S\u00fchring, K., Wieckowski, A., & Liu, S. (2021). VVC complexity and software implementation analysis. IEEE Transactions on Circuits and Systems for Video Technology, 31(10), 3765\u20133778.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"1819_CR18","doi-asserted-by":"crossref","unstructured":"Yan, L., Duan, Y., Sun, J., & Guo, Z. (2012). Implementation of HEVC decoder on x86 processors with simd optimization. In 2012 Visual Communications and Image Processing\u00a0(pp. 1\u20136). IEEE.","DOI":"10.1109\/VCIP.2012.6410845"},{"issue":"6","key":"1819_CR19","doi-asserted-by":"publisher","first-page":"969","DOI":"10.1109\/JSTSP.2013.2271451","volume":"7","author":"K Misra","year":"2013","unstructured":"Misra, K., Segall, A., Horowitz, M., Xu, S., Fuldseth, A., & Zhou, M. (2013). An overview of tiles in HEVC. IEEE Journal of Selected Topics in Signal Processing, 7(6), 969\u2013977.","journal-title":"IEEE Journal of Selected Topics in Signal Processing"},{"key":"1819_CR20","unstructured":"FFMPEG: Open source and cross-platform multimedia library. Retrieved January 2022,\u00a0from http:\/\/www.ffmpeg.org"},{"issue":"1","key":"1819_CR21","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1109\/99.660313","volume":"5","author":"L Dagum","year":"1998","unstructured":"Dagum, L., & Menon, R. (1998). OPENMP: An industry standard API for shared-memory programming. IEEE Computational Science and Engineering, 5(1), 46\u201355.","journal-title":"IEEE Computational Science and Engineering"},{"issue":"3","key":"1819_CR22","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/MCSE.2010.69","volume":"12","author":"JE Stone","year":"2010","unstructured":"Stone, J. E., Gohara, D., & Shi, G. (2010). OpenCL: A parallel programming standard for heterogeneous computing systems. Computing in Science & Engineering, 12(3), 66.","journal-title":"Computing in Science & Engineering"},{"key":"1819_CR23","unstructured":"Eker, J., & Janneck, J. (2003). CAL language report: Specification of the CAL actor language. December."},{"issue":"2","key":"1819_CR24","doi-asserted-by":"publisher","first-page":"251","DOI":"10.1007\/s11265-009-0399-3","volume":"63","author":"SS Bhattacharyya","year":"2011","unstructured":"Bhattacharyya, S. S., Eker, J., Janneck, J. W., Lucarz, C., Mattavelli, M., & Raulet, M. (2011). Overview of the MPEG reconfigurable video coding framework. Journal of Signal Processing Systems, 63(2), 251\u2013263.","journal-title":"Journal of Signal Processing Systems"},{"key":"1819_CR25","unstructured":"Abid, M., Jerbi, K., Raulet, M., D\u00e9forges, O., & Abid, M. (2013). System level synthesis of dataflow programs: HEVC decoder case study. In Proceedings of the 2013 Electronic System Level Synthesis Conference (ESLsyn)\u00a0(pp. 1\u20136). IEEE."},{"issue":"2","key":"1819_CR26","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1007\/s11265-009-0390-z","volume":"63","author":"M Wipliez","year":"2011","unstructured":"Wipliez, M., Roquier, G., & Nezan, J.-F. (2011). Software code generation for the RVC-CAL language. Journal of Signal Processing Systems, 63(2), 203\u2013213.","journal-title":"Journal of Signal Processing Systems"},{"key":"1819_CR27","doi-asserted-by":"crossref","unstructured":"Bezati, E., Mattavelli, M., & Raulet, M. (2010). RVC-CAL dataflow implementations of MPEG AVC\/H. 264 CABAC decoding. In 2010 Conference on Design and Architectures for Signal and Image Processing (DASIP)\u00a0(pp. 207\u2013213). IEEE.","DOI":"10.1109\/DASIP.2010.5706266"},{"issue":"1","key":"1819_CR28","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1007\/s11265-016-1113-x","volume":"87","author":"K Jerbi","year":"2017","unstructured":"Jerbi, K., Yviquel, H., Sanchez, A., Renzi, D., De Saint Jorre, D., Alberti, C., Mattavelli, M., & Raulet, M. (2017). On the development and optimization of HEVC video decoders using high-level dataflow modeling. Journal of Signal Processing Systems, 87(1), 127\u2013138.","journal-title":"Journal of Signal Processing Systems"},{"issue":"4","key":"1819_CR29","doi-asserted-by":"publisher","first-page":"839","DOI":"10.1109\/TCE.2013.6689697","volume":"59","author":"M Chavarr\u00edas","year":"2013","unstructured":"Chavarr\u00edas, M., Pescador, F., Garrido, M. J., Juarez, E., & Raulet, M. (2013). A DSP-based HEVC decoder implementation using an actor language dataflow model. IEEE Transactions on Consumer Electronics, 59(4), 839\u2013847.","journal-title":"IEEE Transactions on Consumer Electronics"},{"key":"1819_CR30","unstructured":"IETR\/VAADER (2016). Open source HEVC decoder (OpenHEVC). Retrieved December 2021,\u00a0from https:\/\/github.com\/OpenHEVC"},{"issue":"5","key":"1819_CR31","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1145\/1556444.1556449","volume":"36","author":"SS Bhattacharyya","year":"2009","unstructured":"Bhattacharyya, S. S., Brebner, G., Janneck, J. W., Eker, J., Von Platen, C., Mattavelli, M., & Raulet, M. (2009). OpenDF: a dataflow toolset for reconfigurable hardware and multicore systems. ACM SIGARCH Computer Architecture News, 36(5), 29\u201335.","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"1819_CR32","doi-asserted-by":"crossref","unstructured":"Haggui, N., Belghith, F., Hamidouche, W., Masmoudi, N., & Nezan, J.-F. (2021). Multiple transform selection concept modeling and implementation using interface based SDF graphs. In Workshop on Design and Architectures for Signal and Image Processing (14th edition)\u00a0(pp. 60\u201367).","DOI":"10.1145\/3441110.3441153"},{"key":"1819_CR33","doi-asserted-by":"crossref","unstructured":"Haggui, N., Belghith, F., Hamidouche, W., Masmoudi, N., & Nezan, J.-F. (2022). Multiple transform selection concept modeling and implementation using dynamic and parameterized dataflow graphs. Journal of Signal Processing Systems, 1\u201312.","DOI":"10.1007\/s11265-021-01725-4"},{"key":"1819_CR34","doi-asserted-by":"crossref","unstructured":"Amiri, P., P\u00e9rard-Gayot, A., Membarth, R., Slusallek, P., Lei\u00dfa, R., & Hack, S. (2021). Flower: A comprehensive dataflow compiler for high-level synthesis. In 2021 International Conference on Field-Programmable Technology (ICFPT)\u00a0(pp. 1\u20139). IEEE.","DOI":"10.1109\/ICFPT52863.2021.9609930"},{"issue":"1","key":"1819_CR35","first-page":"1","volume":"15","author":"L Josipovi\u0107","year":"2021","unstructured":"Josipovi\u0107, L., Sheikhha, S., Guerrieri, A., Ienne, P., & Cortadella, J. (2021). Buffer placement and sizing for high-performance dataflow circuits. ACM Transactions on Reconfigurable Technology and Systems (TRETS), 15(1), 1\u201332.","journal-title":"ACM Transactions on Reconfigurable Technology and Systems (TRETS)"},{"key":"1819_CR36","unstructured":"Boyce, J., Suehring, K., Li, X., & Seregin, V. (2018). JVET common test conditions and software reference configurations. In Document JVET-J1010."},{"key":"1819_CR37","unstructured":"Amestoy, T. (2021). Optimisation du codec VVC bas\u00e9 sur la r\u00e9duction de complexit\u00e9 et le traitement parall\u00e8le."},{"key":"1819_CR38","unstructured":"Bjontegaard, G. (2001). Calculation of average PSNR differences between RD-curves. VCEG-M33."},{"issue":"12","key":"1819_CR39","doi-asserted-by":"publisher","first-page":"1827","DOI":"10.1109\/TCSVT.2012.2223056","volume":"22","author":"CC Chi","year":"2012","unstructured":"Chi, C. C., Alvarez-Mesa, M., Juurlink, B., Clare, G., Henry, F., Pateux, S., & Schierl, T. (2012). Parallel scalability and efficiency of HEVC parallelization approaches. EEE Transactions on Circuits and Systems for Video Technology, 22(12), 1827\u20131838.","journal-title":"EEE Transactions on Circuits and Systems for Video Technology"},{"issue":"2","key":"1819_CR40","doi-asserted-by":"publisher","first-page":"18","DOI":"10.3390\/cryptography4020018","volume":"4","author":"M Abu Taha","year":"2020","unstructured":"Abu Taha, M., Hamidouche, W., Sidaty, N., Viitanen, M., Vanne, J., El Assad, S., & D\u00e9forges, O. (2020). Privacy protection in real time HEVC standard using chaotic system. Cryptography, 4(2), 18.","journal-title":"Cryptography"},{"issue":"1","key":"1819_CR41","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1007\/s11265-017-1226-x","volume":"90","author":"M Abid","year":"2018","unstructured":"Abid, M., Jerbi, K., Raulet, M., D\u00e9forges, O., & Abid, M. (2018). Efficient system-level hardware synthesis of dataflow programs using shared memory based FIFO. Journal of Signal Processing Systems, 90(1), 127\u2013144.","journal-title":"Journal of Signal Processing Systems"},{"key":"1819_CR42","doi-asserted-by":"crossref","unstructured":"Georgakarakos, G., Kanur, S., Lilius, J., & Desnos, K. (2017). Task-based execution of synchronous dataflow graphs for scalable multicore computing. In 2017 IEEE International Workshop on Signal Processing Systems (SiPS)\u00a0(pp. 1\u20136). IEEE.","DOI":"10.1109\/SiPS.2017.8110023"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-022-01819-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11265-022-01819-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-022-01819-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T14:13:25Z","timestamp":1744208005000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11265-022-01819-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,14]]},"references-count":42,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2023,7]]}},"alternative-id":["1819"],"URL":"https:\/\/doi.org\/10.1007\/s11265-022-01819-7","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,10,14]]},"assertion":[{"value":"5 May 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 September 2022","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 October 2022","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 October 2022","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"Not applicable.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethics Approval and Consent to Participate"}},{"value":"The authors declare that they have no conflict of interest.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflicts of Interest"}}]}}