{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T14:38:36Z","timestamp":1740148716904,"version":"3.37.3"},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100002322","name":"Capes","doi-asserted-by":"crossref","award":["001"],"award-info":[{"award-number":["001"]}],"id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.1007\/s11265-023-01850-2","type":"journal-article","created":{"date-parts":[[2023,5,6]],"date-time":"2023-05-06T02:01:27Z","timestamp":1683338487000},"page":"559-567","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A FAST Hardware Decoder Optimized for Template Features to Obtain Order Book Data in Low Latency"],"prefix":"10.1007","volume":"95","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4662-1422","authenticated-orcid":false,"given":"Caio C. S.","family":"Oliveira","sequence":"first","affiliation":[]},{"given":"Vanderlei","family":"Bonato","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,5,6]]},"reference":[{"key":"1850_CR1","doi-asserted-by":"crossref","unstructured":"Kohda, S., & Yoshida, K. (2021). Characterists of high-frequency trading and its forecasts\u00a02021. IEEE 45th Annual Computers, Software, and Applications Conference (COMPSAC), pages 1496-1501.","DOI":"10.1109\/COMPSAC51774.2021.00222"},{"key":"1850_CR2","volume-title":"High-frequency trading: a practical guide to algorithmic strategies and trading systems, 306","author":"I Aldridge","year":"2013","unstructured":"Aldridge, I. (2013). High-frequency trading: a practical guide to algorithmic strategies and trading systems, 306. Canada: Jihn Wiley & Sons."},{"key":"1850_CR3","doi-asserted-by":"crossref","unstructured":"Boutros, A., Grady, B., Abbas, M., & Chow, P. (2017). Build Fast, Trade Fast: FPGA-based high-frequency trading using high-level synthesis. International Conference on ReConFigurable Computing and FPGAs (ReConFig), pages 1-6.","DOI":"10.1109\/RECONFIG.2017.8279781"},{"key":"1850_CR4","unstructured":"FIXTRADING. (2017). What is FIX?. www.fixtrading.org\/what-is-fix\/"},{"key":"1850_CR5","doi-asserted-by":"crossref","unstructured":"Li, H., Fu, Y., Liu, T., & Wang, J. (2014). Fast protocol decoding in parallel with fpga hardware. IEEE 17th International Conference on Computational Science and Engineering, pages 1669\u20131672.","DOI":"10.1109\/CSE.2014.307"},{"key":"1850_CR6","doi-asserted-by":"crossref","unstructured":"Lockwood, J. W., Gupte, A., Mehta, N., Blott, M., English, T., & Vissers, K. (2012). A Low-latency library in fpga hardware for high-frequency trading (HFT). IEEE 20th Annual Symposium on High-Performance Interconnects pages 9\u201316.","DOI":"10.1109\/HOTI.2012.15"},{"key":"1850_CR7","unstructured":"B3 FIX\/FAST Message Reference. (2022).\u00a0www.b3.com.br\/pt_br\/solucoes\/plataformas\/puma-trading-system\/para-desenvolvedores-e-vendors\/umdf-sinal-de-difusao\/"},{"key":"1850_CR8","unstructured":"FIXTRADING, FAST Specification (2006).\u00a0www.fixtrading.org\/packages\/fast-specification-version-1-1\/"},{"key":"1850_CR9","unstructured":"Hua, D., Ren, J., Liu, C., & Santhanam, R. (2013). Hardware accelerated decoding of fix\/fast and book building of market data, CSEE 4840 Spring 2013, pages 1\u2013183."},{"key":"1850_CR10","unstructured":"Tang, Q., Su, M., Jiang, L., Yang, J., & Bai, X. (2016). A scalable architecture for low-latency market-data processing on FPGA, 2016 IEEE Symposium on Computers and Communication (ISCC), pages 1\u20137."},{"key":"1850_CR11","doi-asserted-by":"crossref","unstructured":"Leber, C., Geib, B., & Litz, H. (2011). High frequency trading acceleration using FPGAs. 21st International Conference on Field Programmable Logic and Application, pages 317\u2013322.","DOI":"10.1109\/FPL.2011.64"},{"key":"1850_CR12","unstructured":"Jia, H., Yuxiang, H., Ding, C., Yan, Y. Cui, J., Wang, J., Cai, C., Xu, L., Zou, Z., & Zheng, L. A. (2022). Domain-specific accelerator for ultra-lowlatency market data distribution system. IEEE Transactions on Industrial Informatics, pages 1\u201311."},{"key":"1850_CR13","doi-asserted-by":"crossref","unstructured":"Zhou, L., Jiang, J., Liao, R., Yang, T., & Wang, C. (2015). FPGA Based low-latency market data feed handler, communications in computer and information science, V. 491, Springer, pages 69\u201377.","DOI":"10.1007\/978-3-662-45815-0_7"},{"key":"1850_CR14","doi-asserted-by":"crossref","unstructured":"Yu, L., Fu, Y., & Liu, T. A.(2017). Hardware structure for FAST protocol decoding adapting to 40gbps bandwidth.\u00a03rd International Conference on Computer Science and Mechanical Automation (CSMA 2017), pages 290\u2013296.","DOI":"10.12783\/dtcse\/csma2017\/17357"},{"key":"1850_CR15","doi-asserted-by":"crossref","unstructured":"Denholm, S., Inoue, H., Takenaka, T., Becker, T., & Luk, W. (2015). Network-level FPGA acceleration of low latency market data feed arbitration. IEICE Transactions on Information and Systems, V. E98.D, N. 2, pages 288\u2013297.","DOI":"10.1587\/transinf.2014RCP0011"},{"key":"1850_CR16","doi-asserted-by":"crossref","unstructured":"Kao,\u00a0Y. -C., Chen,\u00a0H. -A., & Ma, H. -P. (2022). An FPGA-Based High-Frequency Trading System for 10 Gigabit Ethernet with a Latency of 433 ns.\u00a0International Symposium on VLSI Design, Automation and Test (VLSI-DAT), pages 1\u20134.","DOI":"10.1109\/VLSI-DAT54769.2022.9768065"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-023-01850-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11265-023-01850-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-023-01850-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,17]],"date-time":"2023-05-17T14:41:53Z","timestamp":1684334513000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11265-023-01850-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4]]},"references-count":16,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2023,4]]}},"alternative-id":["1850"],"URL":"https:\/\/doi.org\/10.1007\/s11265-023-01850-2","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2023,4]]},"assertion":[{"value":"23 January 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 October 2022","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 January 2023","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 May 2023","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}