{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T14:38:40Z","timestamp":1740148720255,"version":"3.37.3"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"7","license":[{"start":{"date-parts":[[2023,5,4]],"date-time":"2023-05-04T00:00:00Z","timestamp":1683158400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,5,4]],"date-time":"2023-05-04T00:00:00Z","timestamp":1683158400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2023,7]]},"DOI":"10.1007\/s11265-023-01866-8","type":"journal-article","created":{"date-parts":[[2023,5,4]],"date-time":"2023-05-04T13:02:17Z","timestamp":1683205337000},"page":"815-829","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Low Latency and High Throughput Pipelined Online Adder for Streaming Inner Product"],"prefix":"10.1007","volume":"95","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5529-5860","authenticated-orcid":false,"given":"Tooba","family":"Arifeen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saeid","family":"Gorgin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad Hosein","family":"Gholamrezaei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abdus Sami","family":"Hassan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Milos\u0306 D.","family":"Ercegovac","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeong-A","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,5,4]]},"reference":[{"key":"1866_CR1","doi-asserted-by":"crossref","unstructured":"Aghapour, E., Sapra, D., Pimentel, A., & Pathania, A.\u00a0(2022). CPU-GPU layer-switched low latency CNN inference. In: 2022 25th Euromicro Conference on Digital System Design (DSD) (pp. 324\u2013331). IEEE.","DOI":"10.1109\/DSD57027.2022.00051"},{"issue":"2","key":"1866_CR2","doi-asserted-by":"publisher","first-page":"1884","DOI":"10.1109\/LRA.2019.2898117","volume":"4","author":"D Falanga","year":"2019","unstructured":"Falanga, D., Kim, S., & Scaramuzza, D. (2019). How fast is too fast? The role of perception latency in high-speed sense and avoid. IEEE Robotics and Automation Letters, 4(2), 1884\u20131891.","journal-title":"IEEE Robotics and Automation Letters"},{"key":"1866_CR3","doi-asserted-by":"crossref","unstructured":"Wu, D., Zhang, Y., Jia, X., Tian, L., Li, T., Sui, L., Xie, D., & Shan, Y.\u00a0(2019). A high-performance CNN processor based on FPGA for mobilenets. In: 2019 29th International Conference on Field Programmable Logic and Applications (FPL) (pp. 136\u2013143). IEEE.","DOI":"10.1109\/FPL.2019.00030"},{"key":"1866_CR4","doi-asserted-by":"crossref","unstructured":"Jain, S., Venkataramani, S., Srinivasan, V., Choi, J., Chuang, P., & Chang, L.\u00a0(2018). Compensated-DNN: Energy efficient low-precision deep neural networks by compensating quantization errors. In: 2018 55th ACM\/ESDA\/IEEE Design Automation Conference (DAC) (pp. 1\u20136). IEEE.","DOI":"10.1109\/DAC.2018.8465893"},{"issue":"1","key":"1866_CR5","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1109\/MDAT.2017.2741463","volume":"35","author":"D Kim","year":"2017","unstructured":"Kim, D., Ahn, J., & Yoo, S. (2017). Zena: Zero-aware neural network accelerator. IEEE Design & Test, 35(1), 39\u201346.","journal-title":"IEEE Design & Test"},{"key":"1866_CR6","doi-asserted-by":"crossref","unstructured":"Gondimalla, A., Chesnut, N., Thottethodi, M., & Vijaykumar, T.\u00a0(2019). Sparten: A sparse tensor accelerator for convolutional neural networks. In: Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture (pp. 151\u2013165).","DOI":"10.1145\/3352460.3358291"},{"key":"1866_CR7","doi-asserted-by":"crossref","unstructured":"Sharma, H., Park, J., Suda, N., Lai, L., Chau, B., Chandra, V., & Esmaeilzadeh, H.\u00a0(2018). Bit fusion: Bit-level dynamically composable architecture for accelerating deep neural network. In: 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA) (pp. 764\u2013775). IEEE.","DOI":"10.1109\/ISCA.2018.00069"},{"key":"1866_CR8","unstructured":"Sakr, C., & Shanbhag, N.\u00a0(2018). Per-tensor fixed-point quantization of the back-propagation algorithm. Preprint retrieved from\u00a0http:\/\/arxiv.org\/abs\/1812.11732"},{"key":"1866_CR9","doi-asserted-by":"crossref","unstructured":"Abdelhadi, A. M., & Shannon, L.\u00a0(2019). Revisiting deep learning parallelism: Fine-grained inference engine utilizing online arithmetic. In: 2019 International Conference on Field-Programmable Technology (ICFPT) (pp. 383\u2013386). IEEE.","DOI":"10.1109\/ICFPT47387.2019.00073"},{"key":"1866_CR10","doi-asserted-by":"crossref","unstructured":"Ercegovac, M. D., & Lang, T.\u00a0(2004). Digital arithmetic. Elsevier, Amsterdam, The Netherlands.","DOI":"10.1016\/B978-155860798-9\/50011-7"},{"issue":"6","key":"1866_CR11","doi-asserted-by":"publisher","first-page":"790","DOI":"10.1109\/TC.2011.97","volume":"61","author":"J Villalba","year":"2011","unstructured":"Villalba, J., Lang, T., & Hormigo, J. (2011). Radix-2 multioperand and multiformat streaming online addition. IEEE Transactions on Computers, 61(6), 790\u2013803.","journal-title":"IEEE Transactions on Computers"},{"key":"1866_CR12","doi-asserted-by":"crossref","unstructured":"Arifeen, T., Hassan, A. S., Lee, J. -A., & Ercegovac, M. D.\u00a0(2021). Adder with reduced latency and minimized interconnect for streaming inner products. In: 2021 55th Asilomar Conference on Signals, Systems, and Computers (pp. 938\u2013942). IEEE.","DOI":"10.1109\/IEEECONF53345.2021.9723236"},{"key":"1866_CR13","doi-asserted-by":"crossref","unstructured":"Ercegovac, M. D.\u00a0(2017). On left-to-right arithmetic. In: 2017 51st Asilomar Conference on Signals, Systems, and Computers (pp. 750\u2013754). IEEE.","DOI":"10.1109\/ACSSC.2017.8335445"},{"key":"1866_CR14","doi-asserted-by":"crossref","unstructured":"Gorgin, S., Gholamrezaei, M. H., Javaheri, D., & Lee, J. -A.\u00a0(2022). An efficient fpga implementation of k-nearest neighbors via online arithmetic. In: 2022 IEEE 30th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)\u00a0(pp. 1\u20132). IEEE.","DOI":"10.1109\/FCCM53951.2022.9786165"},{"key":"1866_CR15","doi-asserted-by":"crossref","unstructured":"Gorgin, S., Gholamrezaei, M. H., Javaheri, D., & Lee, J. -A.\u00a0(2022). KNN-MSDF: A hardware accelerator for k-nearest neighbors using most significant digit first computation. In: 2022 35th IEEE International System-on-Chip Conference (SOCC) (pp. 71\u201376). IEEE.","DOI":"10.1109\/SOCC56010.2022.9908102"},{"key":"1866_CR16","doi-asserted-by":"crossref","unstructured":"Hassan, A. S., Arifeen, T., & Lee, J. -A.\u00a0(2020). Data footprint reduction in DNN inference by sensitivity-controlled approximations with online arithmetic. In: 2020 23rd Euromicro Conference on Digital System Design (DSD) (pp. 534\u2013541). IEEE.","DOI":"10.1109\/DSD51259.2020.00089"},{"key":"1866_CR17","doi-asserted-by":"crossref","unstructured":"Villalba, J., Hormigo, J., & Lang, T.\u00a0(2007). Improving the throughput of on-line addition for data streams. In: 2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP) (pp. 272\u2013277). IEEE.","DOI":"10.1109\/ASAP.2007.4429992"},{"key":"1866_CR18","doi-asserted-by":"crossref","unstructured":"Ercegovac, M. D.\u00a0(2020). On reducing module activities in online arithmetic operations. In: 2020 54th Asilomar Conference on Signals, Systems, and Computers\u00a0(pp. 524\u2013528). IEEE.","DOI":"10.1109\/IEEECONF51394.2020.9443576"},{"issue":"3","key":"1866_CR19","doi-asserted-by":"publisher","first-page":"491","DOI":"10.1016\/j.compeleceng.2009.12.002","volume":"36","author":"G Jaberipur","year":"2010","unstructured":"Jaberipur, G., & Gorgin, S. (2010). An improved maximally redundant signed digit adder. Computers & Electrical Engineering, 36(3), 491\u2013502.","journal-title":"Computers & Electrical Engineering"},{"key":"1866_CR20","doi-asserted-by":"publisher","first-page":"389","DOI":"10.1109\/TEC.1961.5219227","volume":"3","author":"A Avizienis","year":"1961","unstructured":"Avizienis, A. (1961). Signed-digit number representations for fast parallel arithmetic. IRE Transactions on Electronic Computers, 3, 389\u2013400.","journal-title":"IRE Transactions on Electronic Computers"},{"key":"1866_CR21","doi-asserted-by":"crossref","unstructured":"Swartzlander, E. E.\u00a0(1978). Merged arithmetic for signal processing. In: 1978 IEEE 4th Symposium Onomputer Arithmetic (ARITH)\u00a0(pp. 239\u2013244). IEEE.","DOI":"10.1109\/ARITH.1978.6155758"},{"issue":"1","key":"1866_CR22","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1109\/JRPROC.1961.287779","volume":"49","author":"OL MacSorley","year":"1961","unstructured":"MacSorley, O. L. (1961). High-speed arithmetic in binary computers. Proceedings of the IRE, 49(1), 67\u201391.","journal-title":"Proceedings of the IRE"},{"issue":"1","key":"1866_CR23","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1109\/TC.1978.1674948","volume":"27","author":"EE Swartzlander Jr","year":"1978","unstructured":"Swartzlander, E. E., Jr., Gilbert, B. K., & Reed, I. S. (1978). Inner product computers. IEEE Transactions on Computers, 27(1), 21\u201331.","journal-title":"IEEE Transactions on Computers"},{"key":"1866_CR24","unstructured":"Feiste, K. A., & Swartzlander, E. (1997). Merged arithmetic revisited. In: 1997 IEEE Workshop on Signal Processing Systems. SiPS 97 Design and Implementation Formerly VLSI Signal Processing\u00a0(pp. 212\u2013221). IEEE."},{"issue":"12","key":"1866_CR25","doi-asserted-by":"publisher","first-page":"2945","DOI":"10.1109\/TCSI.2012.2220471","volume":"59","author":"MR Meher","year":"2012","unstructured":"Meher, M. R., Jong, C. C., & Chang, C.-H. (2012). An area and energy efficient inner-product processor for serial-link bus architecture. IEEE Transactions on Circuits and Systems I: Regular Papers, 59(12), 2945\u20132955.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"11","key":"1866_CR26","doi-asserted-by":"publisher","first-page":"1954","DOI":"10.1109\/TCSI.2016.2600159","volume":"63","author":"W Yan","year":"2016","unstructured":"Yan, W., Ercegovac, M. D., & Chen, H. (2016). An energy-efficient multiplier with fully overlapped partial products reduction and final addition. IEEE Transactions on Circuits and Systems I: Regular Papers, 63(11), 1954\u20131963.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"1866_CR27","doi-asserted-by":"crossref","unstructured":"Biham, E.\u00a0(1997). A fast new DES implementation in software. In: International Workshop on Fast Software Encryption (pp. 260\u2013272). Springer.","DOI":"10.1007\/BFb0052352"},{"key":"1866_CR28","doi-asserted-by":"crossref","unstructured":"Galli, R., & Tenca, A. F.\u00a0(2004). A design methodology for networks of online modules and its application to the Levinson-Durbin algorithm. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(1), 52\u201366.","DOI":"10.1109\/TVLSI.2003.820524"},{"issue":"1","key":"1866_CR29","doi-asserted-by":"publisher","first-page":"160","DOI":"10.1007\/s11227-017-2120-9","volume":"74","author":"A Ahmadzadeh","year":"2018","unstructured":"Ahmadzadeh, A., Hajihassani, O., & Gorgin, S. (2018). A high-performance and energy-efficient exhaustive key search approach via gpu on des-like cryptosystems. The Journal of Supercomputing, 74(1), 160\u2013182.","journal-title":"The Journal of Supercomputing"},{"issue":"10","key":"1866_CR30","doi-asserted-by":"publisher","first-page":"2211","DOI":"10.1109\/TPDS.2019.2911278","volume":"30","author":"O Hajihassani","year":"2019","unstructured":"Hajihassani, O., Monfared, S. K., Khasteh, S. H., & Gorgin, S. (2019). Fast AES implementation: A high-throughput bitsliced approach. IEEE Transactions on parallel and distributed systems, 30(10), 2211\u20132222.","journal-title":"IEEE Transactions on parallel and distributed systems"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-023-01866-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11265-023-01866-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-023-01866-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,29]],"date-time":"2023-09-29T08:07:10Z","timestamp":1695974830000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11265-023-01866-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,4]]},"references-count":30,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2023,7]]}},"alternative-id":["1866"],"URL":"https:\/\/doi.org\/10.1007\/s11265-023-01866-8","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2023,5,4]]},"assertion":[{"value":"16 June 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 February 2023","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 March 2023","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 May 2023","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of Interest"}}]}}