{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:04:06Z","timestamp":1780675446473,"version":"3.54.1"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2023,5,24]],"date-time":"2023-05-24T00:00:00Z","timestamp":1684886400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,5,24]],"date-time":"2023-05-24T00:00:00Z","timestamp":1684886400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2023,6]]},"DOI":"10.1007\/s11265-023-01875-7","type":"journal-article","created":{"date-parts":[[2023,5,24]],"date-time":"2023-05-24T04:06:59Z","timestamp":1684901219000},"page":"721-733","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["An Improved Single and Double-Adjacent Error Correcting Codec with Lower Decoding Overheads"],"prefix":"10.1007","volume":"95","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2676-3052","authenticated-orcid":false,"given":"Raj Kumar","family":"Maity","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jagannath","family":"Samanta","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jaydeb","family":"Bhaumik","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2023,5,24]]},"reference":[{"key":"1875_CR1","doi-asserted-by":"crossref","unstructured":"Baumann, R. C. (2005). Radiation-induced soft errors in advanced semiconductor technologies. IEEE Transactions on Device and materials reliability, 5(3), 305\u2013316.","DOI":"10.1109\/TDMR.2005.853449"},{"issue":"2","key":"1875_CR2","doi-asserted-by":"publisher","first-page":"124","DOI":"10.1147\/rd.282.0124","volume":"28","author":"CL Chen","year":"1984","unstructured":"Chen, C. L., & Hsiao, M. Y. (1984). Error-correcting codes for semiconductor memory applications: A state-of-the-art review. IBM J. Res. Develop., 28(2), 124\u2013134.","journal-title":"IBM J. Res. Develop."},{"key":"1875_CR3","doi-asserted-by":"publisher","first-page":"147","DOI":"10.1002\/j.1538-7305.1950.tb00463.x","volume":"29","author":"R Hamming","year":"1950","unstructured":"Hamming, R. (1950). Error correcting and error detecting codes. Bell Sys. Tech. J., 29, 147\u2013160.","journal-title":"Bell Sys. Tech. J."},{"issue":"4","key":"1875_CR4","doi-asserted-by":"publisher","first-page":"395","DOI":"10.1147\/rd.144.0395","volume":"14","author":"MY Hsiao","year":"1970","unstructured":"Hsiao, M. Y. (1970). A class of optimal minimum odd-weight-column SEC-DED codes. IBM J. Res. Develop., 14(4), 395\u2013401.","journal-title":"IBM J. Res. Develop."},{"key":"1875_CR5","doi-asserted-by":"crossref","unstructured":"Samanta, J., Bhaumik, J., & Barman, S. (2021). Compact and power efficient SEC-DED codec for computer memory. Microsystem Technologies, 27, 359\u2013368.","DOI":"10.1007\/s00542-019-04366-7"},{"key":"1875_CR6","doi-asserted-by":"publisher","first-page":"1527","DOI":"10.1109\/TED.2010.2047907","volume":"7","author":"E Ibe","year":"2010","unstructured":"Ibe, E., Taniguchi, H., Yahagi, Y., Shimbo, K., & Toba, T. (2010). Impact of scaling on neutron-induced soft error in SRAMs from a 250 nm to a 22 nm design rule. IEEE Trans. Electron, 7, 1527\u20131538.","journal-title":"IEEE Trans. Electron"},{"key":"1875_CR7","doi-asserted-by":"crossref","unstructured":"Dixit, A., & Wood, A. (2011, April). The impact of new technology on soft error rates. In 2011 International Reliability Physics Symposium (pp. 5B-4). IEEE.","DOI":"10.1109\/IRPS.2011.5784522"},{"issue":"4","key":"1875_CR8","doi-asserted-by":"publisher","first-page":"2124","DOI":"10.1109\/TNS.2010.2042818","volume":"57","author":"P Reviriego","year":"2010","unstructured":"Reviriego, P., Maestro, J. A., Baeg, S., Wen, S., & Wong, R. (2010). Protection of memories suffering MCUs through the selection of the optimal interleaving distance. IEEE Transactions on Nuclear Science, 57(4), 2124\u20132128.","journal-title":"IEEE Transactions on Nuclear Science"},{"key":"1875_CR9","doi-asserted-by":"crossref","unstructured":"Baeg, S., Wen, S., & Wong, R. (2009). SRAM interleaving distance selection with a soft error failure model. IEEE Transactions on Nuclear Science, 56(4), 2111\u20132118.","DOI":"10.1109\/TNS.2009.2015312"},{"key":"1875_CR10","doi-asserted-by":"crossref","unstructured":"Dutta, A., & Touba, N. A. (2007). Multiple bit upset tolerant memory using a selective cycle avoidance based SEC-DED-DAEC code. In 25th IEEE VLSI Test Symposium (VTS'07) (pp. 349-354). IEEE.","DOI":"10.1109\/VTS.2007.40"},{"issue":"1","key":"1875_CR11","doi-asserted-by":"publisher","first-page":"223","DOI":"10.1109\/TDMR.2012.2232671","volume":"13","author":"A Neale","year":"2013","unstructured":"Neale, A., & Sachdev, M. (2013). A new SEC-DED error correction code subclass for adjacent MBU tolerance in embedded memory. IEEE Transactions on Device and Materials Reliability, 13(1), 223\u2013230.","journal-title":"IEEE Transactions on Device and Materials Reliability"},{"key":"1875_CR12","doi-asserted-by":"publisher","first-page":"1528","DOI":"10.1016\/j.microrel.2012.01.017","volume":"52","author":"P Reviriego","year":"2012","unstructured":"Reviriego, P., Argyrides, C., & Maestro, J. A. (2012). Efficient error detection in Double Error Correction BCH codes for memory applications. Microelectronics Reliability, 52, 1528\u20131530.","journal-title":"Microelectronics Reliability"},{"key":"1875_CR13","doi-asserted-by":"crossref","unstructured":"Naseer, R., & Draper, J. (2008, September). Parallel double error correcting code design to mitigate multi-bit upsets in SRAMs. In ESSCIRC 2008-34th European Solid-State Circuits Conference (pp. 222\u2013225). IEEE.","DOI":"10.1109\/ESSCIRC.2008.4681832"},{"issue":"5","key":"1875_CR14","doi-asserted-by":"publisher","first-page":"1497","DOI":"10.1109\/TC.2014.2322599","volume":"64","author":"S Pontarelli","year":"2015","unstructured":"Pontarelli, S., Reviriego, P., Ottavi, M., & Maestro, J. A. (2015). Low delay single symbol error correction codes based on reed solomon codes. IEEE Transactions on Computers, 64(5), 1497\u20131501.","journal-title":"IEEE Transactions on Computers"},{"key":"1875_CR15","doi-asserted-by":"crossref","unstructured":"Samanta, J., Bhaumik, J., & Barman, S. (2017). Compact CA-based single byte error correcting codec. IEEE Transactions on Computers, 67(2), 291\u2013298.","DOI":"10.1109\/TC.2017.2739726"},{"key":"1875_CR16","doi-asserted-by":"crossref","unstructured":"Datta, R., & Touba, N. A. (2009, May). Exploiting unused spare columns to improve memory ECC. In 2009 27th IEEE VLSI Test Symposium (pp. 47\u201352). IEEE.","DOI":"10.1109\/VTS.2009.52"},{"key":"1875_CR17","doi-asserted-by":"crossref","unstructured":"Ming, Z., Yi, X. L., & Wei, L. H. (2011, October). New SEC-DED-DAEC codes for multiple bit upsets mitigation in memory. In 2011 IEEE\/IFIP 19th International Conference on VLSI and System-on-Chip (pp. 254-259). IEEE.","DOI":"10.1109\/VLSISoC.2011.6081647"},{"key":"1875_CR18","doi-asserted-by":"crossref","unstructured":"Dutta, A. (2012, October). Low cost adjacent double error correcting code with complete elimination of miscorrection within a dispersion window for multiple bit upset tolerant memory. In 2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC) (pp. 287\u2013290). IEEE.","DOI":"10.1109\/VLSI-SoC.2012.6379048"},{"issue":"20","key":"1875_CR19","doi-asserted-by":"publisher","first-page":"20130743","DOI":"10.1587\/elex.10.20130743","volume":"10","author":"J Ho-yoon","year":"2013","unstructured":"Ho-yoon, J., & Lee, Y. (2013). Single error correction, double error detection and double adjacent error correction with no mis-correction code. IEICE Electronics Express, 10(20), 20130743\u201320130743.","journal-title":"IEICE Electronics Express"},{"key":"1875_CR20","doi-asserted-by":"crossref","unstructured":"Reviriego, P., Pontarelli, S., Evans, A., & Maestro, J. A. (2014). A class of SEC-DED-DAEC codes derived from orthogonal latin square codes. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23(5), 968\u2013972.","DOI":"10.1109\/TVLSI.2014.2319291"},{"key":"1875_CR21","doi-asserted-by":"crossref","unstructured":"Reviriego, P., Mart\u00ednez, J., Pontarelli, S., & Maestro, J. A. (2014). A method to design SEC-DED-DAEC codes with optimized decoding. IEEE Transactions on Device and Materials Reliability, 14(3), 884\u2013889.","DOI":"10.1109\/TDMR.2014.2332364"},{"key":"1875_CR22","doi-asserted-by":"crossref","unstructured":"Reviriego, P., Liu, S., Xiao, L., & Maestro, J. A. (2015). An efficient single and double-adjacent error correcting parallel decoder for the (24, 12) extended golay code. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 24(4), 1603\u20131606.","DOI":"10.1109\/TVLSI.2015.2465846"},{"key":"1875_CR23","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1016\/j.microrel.2019.03.012","volume":"97","author":"J Li","year":"2019","unstructured":"Li, J., Reviriego, P., Xiao, L., Liu, Z., Li, L., & Ullah, A. (2019). Low delay Single Error Correction and double adjacent Error Correction (SEC-DAEC) codes. Microelectronics Reliability, 97, 31\u201337.","journal-title":"Microelectronics Reliability"},{"key":"1875_CR24","doi-asserted-by":"crossref","unstructured":"Neale, A., Jonkman, M., & Sachdev, M. (2014). Adjacent-MBU-tolerant SEC-DED-TAEC-yAED codes for embedded SRAMs. IEEE Transactions on Circuits and Systems II: Express Briefs, 62(4), 387\u2013391.","DOI":"10.1109\/TCSII.2014.2368262"},{"key":"1875_CR25","doi-asserted-by":"crossref","unstructured":"Saiz-Adalid, L. J., Reviriego, P., Gil, P., Pontarelli, S., & Maestro, J. A. (2014). MCU tolerance in SRAMs through low-redundancy triple adjacent error correction. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23(10), 2332\u20132336.","DOI":"10.1109\/TVLSI.2014.2357476"},{"key":"1875_CR26","doi-asserted-by":"crossref","unstructured":"Li, J., Reviriego, P., Xiao, L., Argyrides, C., & Li, J. (2017). Extending 3-bit burst error-correction codes with quadruple adjacent error correction. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 26(2), 221\u2013229.","DOI":"10.1109\/TVLSI.2017.2766361"},{"key":"1875_CR27","doi-asserted-by":"crossref","unstructured":"Li, J., Reviriego, P., & Xiao, L. (2019). Low delay 3-Bit burst error correction codes. Journal of Electronic Testing, 35, 413\u2013420.","DOI":"10.1007\/s10836-019-05794-z"},{"key":"1875_CR28","doi-asserted-by":"crossref","unstructured":"Maity, R. K., Samanta, J., & Bhaumik, J. (2022). Construction Technique and Evaluation of High Performance t-bit Burst Error Correcting Codes for Protecting MCUs. Journal of Circuits, Systems and Computers, 2350142.","DOI":"10.1142\/S0218126623501426"},{"key":"1875_CR29","doi-asserted-by":"crossref","unstructured":"Maity, R. K., Samanta, J., & Bhaumik, J. (2019, February). An area and power efficient double adjacent error correcting parallel decoder based on (24, 12) extended golay code. In 2019 IEEE International Conference on Electrical, Computer and Communication Technologies (ICECCT) (pp. 1\u20136). IEEE.","DOI":"10.1109\/ICECCT.2019.8869098"},{"issue":"5","key":"1875_CR30","doi-asserted-by":"publisher","first-page":"210","DOI":"10.1049\/iet-cdt.2019.0268","volume":"14","author":"RK Maity","year":"2020","unstructured":"Maity, R. K., Tripathi, S., Samanta, J., & Bhaumik, J. (2020). Lower complexity error location detection block of adjacent error correcting decoder for SRAMs. IET Computers & Digital Techniques, 14(5), 210\u2013216.","journal-title":"IET Computers & Digital Techniques"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-023-01875-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11265-023-01875-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-023-01875-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,20]],"date-time":"2024-10-20T23:56:24Z","timestamp":1729468584000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11265-023-01875-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,24]]},"references-count":30,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2023,6]]}},"alternative-id":["1875"],"URL":"https:\/\/doi.org\/10.1007\/s11265-023-01875-7","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,5,24]]},"assertion":[{"value":"9 March 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 April 2023","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 May 2023","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 May 2023","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}