{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:32:00Z","timestamp":1772119920657,"version":"3.50.1"},"reference-count":86,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2023,7,29]],"date-time":"2023-07-29T00:00:00Z","timestamp":1690588800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,7,29]],"date-time":"2023-07-29T00:00:00Z","timestamp":1690588800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2023,10]]},"DOI":"10.1007\/s11265-023-01885-5","type":"journal-article","created":{"date-parts":[[2023,7,29]],"date-time":"2023-07-29T00:01:40Z","timestamp":1690588900000},"page":"1181-1201","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["The Good, the Bad and the Ugly: Practices and Perspectives on Hardware Acceleration for Embedded Image Processing"],"prefix":"10.1007","volume":"95","author":[{"given":"Joshua","family":"Fryer","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1041-5205","authenticated-orcid":false,"given":"Paulo","family":"Garcia","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,7,29]]},"reference":[{"issue":"12","key":"1885_CR1","first-page":"1336","volume":"100","author":"K-S Fu","year":"1976","unstructured":"Fu, K.-S., et al. (1976). Pattern recognition and image processing. IEEE Transactions on Computers, 100(12), 1336\u20131346.","journal-title":"IEEE Transactions on Computers"},{"key":"1885_CR2","doi-asserted-by":"crossref","unstructured":"Chen, Y., Yang, X.-H., Wei, Z., Heidari, A. A., Zheng, N., Li, Z., Chen, H., Hu, H., Zhou, Q., & Guan, Q. (2022). Generative adversarial networks in medical image augmentation: A review. Computers in Biology and Medicine, 105382.","DOI":"10.1016\/j.compbiomed.2022.105382"},{"issue":"4","key":"1885_CR3","doi-asserted-by":"publisher","first-page":"561","DOI":"10.1109\/83.841934","volume":"9","author":"P Salembier","year":"2000","unstructured":"Salembier, P., & Garrido, L. (2000). Binary partition tree as an efficient representation for image processing, segmentation, and information retrieval. IEEE Transactions on Image Processing, 9(4), 561\u2013576.","journal-title":"IEEE Transactions on Image Processing"},{"issue":"7","key":"1885_CR4","first-page":"36","volume":"11","author":"MD Abr\u00e0moff","year":"2004","unstructured":"Abr\u00e0moff, M. D., Magalh\u00e3es, P. J., & Ram, S. J. (2004). Image processing with imagej. Biophotonics International, 11(7), 36\u201342.","journal-title":"Biophotonics International"},{"key":"1885_CR5","unstructured":"Bond, J. (1997). The drivers of the information revolution: Cost, computing power, and convergence."},{"key":"1885_CR6","unstructured":"Mittal, S., Gupta, S., & Dasgupta, S. (2008). FPGA: An efficient and promising platform for real-time image processing applications. In National Conference on Research and Development in Hardware Systems (CSI-RDHS)."},{"key":"1885_CR7","doi-asserted-by":"crossref","unstructured":"Huang, L., & Barth, M. (2009). Tightly-coupled lidar and computer vision integration for vehicle detection. In 2009 IEEE Intelligent Vehicles Symposium (pp. 604\u2013609). IEEE.","DOI":"10.1109\/IVS.2009.5164346"},{"key":"1885_CR8","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1016\/j.neucom.2018.01.092","volume":"300","author":"A Brunetti","year":"2018","unstructured":"Brunetti, A., Buongiorno, D., Trotta, G. F., & Bevilacqua, V. (2018). Computer vision and deep learning techniques for pedestrian detection and tracking: A survey. Neurocomputing, 300, 17\u201333.","journal-title":"Neurocomputing"},{"issue":"2","key":"1885_CR9","doi-asserted-by":"publisher","first-page":"1183","DOI":"10.1109\/TII.2018.2849348","volume":"15","author":"X Zhang","year":"2018","unstructured":"Zhang, X., Chen, Z., Wu, Q. J., Cai, L., Lu, D., & Li, X. (2018). Fast semantic segmentation for scene perception. IEEE Transactions on Industrial Informatics, 15(2), 1183\u20131192.","journal-title":"IEEE Transactions on Industrial Informatics"},{"key":"1885_CR10","doi-asserted-by":"publisher","first-page":"447","DOI":"10.1016\/j.eswa.2017.09.033","volume":"92","author":"A Al-Kaff","year":"2018","unstructured":"Al-Kaff, A., Martin, D., Garcia, F., de la Escalera, A., & Armingol, J. M. (2018). Survey of computer vision algorithms and applications for unmanned aerial vehicles. Expert Systems with Applications, 92, 447\u2013463.","journal-title":"Expert Systems with Applications"},{"key":"1885_CR11","doi-asserted-by":"publisher","first-page":"309","DOI":"10.1016\/j.vlsi.2019.07.005","volume":"69","author":"X Feng","year":"2019","unstructured":"Feng, X., Jiang, Y., Yang, X., Du, M., & Li, X. (2019). Computer vision algorithms and hardware implementations: A survey. Integration, 69, 309\u2013320.","journal-title":"Integration"},{"key":"1885_CR12","doi-asserted-by":"crossref","unstructured":"Voulodimos, A., Doulamis, N., Doulamis, A., & Protopapadakis, E. (2018). Deep learning for computer vision: A brief review. Computational Intelligence and Neuroscience, 2018.","DOI":"10.1155\/2018\/7068349"},{"key":"1885_CR13","doi-asserted-by":"crossref","unstructured":"Jinghong, D., Yaling, D., & Kun, L. (2007). Development of image processing system based on DSP and FPGA. In 2007 8th International Conference on Electronic Measurement and Instruments (pp. 2\u2013791). IEEE.","DOI":"10.1109\/ICEMI.2007.4350799"},{"issue":"1","key":"1885_CR14","doi-asserted-by":"publisher","first-page":"153","DOI":"10.1016\/j.jsb.2008.07.006","volume":"164","author":"D Casta\u00f1o-D\u00edez","year":"2008","unstructured":"Casta\u00f1o-D\u00edez, D., Moser, D., Schoenegger, A., Pruggnaller, S., & Frangakis, A. S. (2008). Performance evaluation of image processing algorithms on the GPU. Journal of Structural Biology, 164(1), 153\u2013160.","journal-title":"Journal of Structural Biology"},{"key":"1885_CR15","unstructured":"Saegusa, T., Maruyama, T., & Yamaguchi, Y. (2008). How fast is an FPGA in image processing? In 2008 International Conference on Field Programmable Logic and Applications (pp. 77\u201382). IEEE."},{"key":"1885_CR16","doi-asserted-by":"crossref","unstructured":"Bhowmik, D., Garcia, P., Wallace, A., Stewart, R., & Michaelson, G. (2017). Power efficient dataflow design for a heterogeneous smart camera architecture. In 2017 Conference on Design and Architectures for Signal and Image Processing (DASIP) (p. 8122128). IEEE.","DOI":"10.1109\/DASIP.2017.8122128"},{"key":"1885_CR17","unstructured":"Rt-shadows. (2015). Real-time system hardware for agnostic and deterministic OSES within softcore. In 2015 IEEE 20th Conference on Emerging Technologies & Factory Automation (ETFA) (pp. 1\u20134). IEEE."},{"key":"1885_CR18","doi-asserted-by":"crossref","unstructured":"Arat\u00f3, P., Juh\u00e1sz, S., Mann, Z. \u00c1., Orb\u00e1n, A., & Papp, D. (2003). Hardware-software partitioning in embedded system design. In IEEE International Symposium on Intelligent Signal Processing, 2003\u00a0(pp. 197\u2013202). IEEE.","DOI":"10.1109\/ISP.2003.1275838"},{"key":"1885_CR19","doi-asserted-by":"crossref","unstructured":"Fryer, J., & Garcia, P. (2020). Towards a programming paradigm for reconfigurable computing: Asynchronous graph programming. In 2020 25th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA) (vol. 1, pp. 1721\u20131728). IEEE.","DOI":"10.1109\/ETFA46521.2020.9211968"},{"key":"1885_CR20","doi-asserted-by":"crossref","unstructured":"Brebner, G. (1999). Tooling up for reconfigurable system design. In IEE Colloquium on Reconfigurable Systems (Ref. No. 1999\/061) (pp. 2\u20131). IET.","DOI":"10.1049\/ic:19990344"},{"key":"1885_CR21","first-page":"101","volume":"68","author":"A HajiRassouliha","year":"2018","unstructured":"HajiRassouliha, A., Taberner, A. J., Nash, M. P., & Nielsen, P. M. (2018). Suitability of recent hardware accelerators (DSPS, FPGAS, and GPUS) for computer vision and image processing algorithms. Signal Processing: Image Communication, 68, 101\u2013119.","journal-title":"Signal Processing: Image Communication"},{"issue":"4","key":"1885_CR22","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1109\/MDT.2009.69","volume":"26","author":"P Coussy","year":"2009","unstructured":"Coussy, P., Gajski, D. D., Meredith, M., & Takach, A. (2009). An introduction to high-level synthesis. IEEE Design & Test of Computers, 26(4), 8\u201317.","journal-title":"IEEE Design & Test of Computers"},{"key":"1885_CR23","doi-asserted-by":"crossref","unstructured":"Borkar, A., Hayes, M., & Smith, M. T. (2009). Robust lane detection and tracking with Ransac and Kalman filter. In 2009 16th IEEE International Conference on Image Processing (ICIP) (pp. 3261\u20133264). IEEE.","DOI":"10.1109\/ICIP.2009.5413980"},{"key":"1885_CR24","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/MDT.2009.83","volume":"4","author":"G Martin","year":"2009","unstructured":"Martin, G., & Smith, G. (2009). High-level synthesis: Past, present, and future. IEEE Design & Test of Computers, 4, 18\u201325.","journal-title":"IEEE Design & Test of Computers"},{"key":"1885_CR25","doi-asserted-by":"publisher","unstructured":"Nane, R., Sima, V. M., Pilato, C., Choi, J., Fort, B., Canis, A., Chen, Y. T., Hsiao, H., Brown, S., Ferrandi, F., Anderson, J., & Bertels, K. (2016). A survey and evaluation of FPGA high-level synthesis tools. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, PP(99), 1\u20131. https:\/\/doi.org\/10.1109\/TCAD.2015.2513673","DOI":"10.1109\/TCAD.2015.2513673"},{"issue":"3","key":"1885_CR26","doi-asserted-by":"publisher","first-page":"318","DOI":"10.1109\/JPROC.2015.2392104","volume":"103","author":"SM Trimberger","year":"2015","unstructured":"Trimberger, S. M. (2015). Three ages of FPGAs: a retrospective on the first thirty years of FPGA technology. Proceedings of the IEEE, 103(3), 318\u2013331.","journal-title":"Proceedings of the IEEE"},{"issue":"3","key":"1885_CR27","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1007\/s10617-012-9096-8","volume":"16","author":"W Meeus","year":"2012","unstructured":"Meeus, W., Van Beeck, K., Goedem\u00e9, T., Meel, J., & Stroobandt, D. (2012). An overview of today\u2019s high-level synthesis tools. Design Automation for Embedded Systems, 16(3), 31\u201351.","journal-title":"Design Automation for Embedded Systems"},{"issue":"4","key":"1885_CR28","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/TCAD.2011.2110592","volume":"30","author":"J Cong","year":"2011","unstructured":"Cong, J., Liu, B., Neuendorffer, S., Noguera, J., Vissers, K., & Zhang, Z. (2011). High-level synthesis for FPGAs: From prototyping to deployment. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 30(4), 473\u2013491. https:\/\/doi.org\/10.1109\/TCAD.2011.2110592","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"4","key":"1885_CR29","doi-asserted-by":"publisher","first-page":"199","DOI":"10.1016\/S0141-9331(00)00074-0","volume":"24","author":"X Zhang","year":"2000","unstructured":"Zhang, X., & Ng, K. W. (2000). A review of high-level synthesis for dynamically reconfigurable FPGAs. Microprocessors and Microsystems, 24(4), 199\u2013211. https:\/\/doi.org\/10.1016\/S0141-9331(00)00074-0","journal-title":"Microprocessors and Microsystems"},{"issue":"2","key":"1885_CR30","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1145\/508352.508353","volume":"34","author":"K Compton","year":"2002","unstructured":"Compton, K., & Hauck, S. (2002). Reconfigurable computing: A survey of systems and software. ACM Computing Surveys (csuR), 34(2), 171\u2013210.","journal-title":"ACM Computing Surveys (csuR)"},{"issue":"4","key":"1885_CR31","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1145\/1749603.1749604","volume":"42","author":"JM Cardoso","year":"2010","unstructured":"Cardoso, J. M., Diniz, P. C., & Weinhardt, M. (2010). Compiling for reconfigurable computing: A survey. ACM Computing Surveys (CSUR), 42(4), 13.","journal-title":"ACM Computing Surveys (CSUR)"},{"key":"1885_CR32","doi-asserted-by":"publisher","unstructured":"Lhairech-Lebreton, G., Coussy, P., & Martin, E. (2010). Hierarchical and multiple-clock domain high-level synthesis for low-power design on FPGA. In 2010 International Conference on Field Programmable Logic and Applications (pp. 464\u2013468). https:\/\/doi.org\/10.1109\/FPL.2010.94","DOI":"10.1109\/FPL.2010.94"},{"key":"1885_CR33","doi-asserted-by":"crossref","unstructured":"Panda, P. R. (2001). SystemC: A modeling platform supporting multiple design abstractions. In Proceedings of the 14th International Symposium on System Synthesis, 2001\u00a0(pp. 75\u201380). IEEE.","DOI":"10.1145\/500001.500018"},{"key":"1885_CR34","doi-asserted-by":"crossref","unstructured":"Loo, S., Wells, B. E., Freije, N., & Kulick, J. (2002). Handel-C for rapid prototyping of VLSI coprocessors for real time systems. In Proceedings of the Thirty-Fourth Southeastern Symposium on System Theory, 2002\u00a0(pp. 6\u201310). IEEE.","DOI":"10.1109\/SSST.2002.1026994"},{"key":"1885_CR35","doi-asserted-by":"crossref","unstructured":"Vanmeerbeeck, G., Schaumont, P., Vernalde, S., Engels, M., & Bolsens, I. (2001). Hardware\/software partitioning of embedded system in OCAPI-xl. In Proceedings of the Ninth International Symposium on Hardware\/Software Codesign, 2001,\u00a0CODES 2001\u00a0(pp. 30\u201335). IEEE.","DOI":"10.1145\/371636.371665"},{"key":"1885_CR36","doi-asserted-by":"crossref","unstructured":"Bollaert, T. (2008). Catapult synthesis: A practical introduction to interactive C synthesis. In High-Level Synthesis (pp. 29\u201352). Springer.","DOI":"10.1007\/978-1-4020-8588-8_3"},{"key":"1885_CR37","unstructured":"Feist, T. (2012). Vivado design suite. White Paper, 5."},{"key":"1885_CR38","doi-asserted-by":"crossref","unstructured":"Xu, J., Subramanian, N., Alessio, A., & Hauck, S. (2010). Impulse C vs. VHDL for accelerating tomographic reconstruction. In 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) (pp. 171\u2013174). IEEE.","DOI":"10.1109\/FCCM.2010.33"},{"key":"1885_CR39","unstructured":"Cadence. C-to-Silicon Compiler High-Level Synthesis.\u00a0Retrieved November 1, 2022, from\u00a0https:\/\/www.cadence.com\/rl\/Resources\/datasheets\/C2Silicon_ds.pdf"},{"key":"1885_CR40","unstructured":"Synopsis. Synphony C Compiler.\u00a0Retrieved November 1, 2022, from\u00a0https:\/\/www.synopsys.com\/Tools\/Implementation\/RTLSynthesis\/Pages\/SynphonyC-Compiler.aspx"},{"key":"1885_CR41","unstructured":"Cadence. Cynthesizer Solution. Retrieved November 1, 2022, from\u00a0http:\/\/www.cadence.com\/rl\/Resources\/datasheets\/cynthesizer_ds.pdf"},{"key":"1885_CR42","doi-asserted-by":"crossref","unstructured":"Canis, A., Choi, J., Aldham, M., Zhang, V., Kammoona, A., Anderson, J. H., Brown, S., & Czajkowski, T. (2011). Legup: High-level synthesis for FPGA-based processor\/accelerator systems. In Proceedings of the 19th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (pp. 33\u201336). ACM.","DOI":"10.1145\/1950413.1950423"},{"issue":"9","key":"1885_CR43","doi-asserted-by":"publisher","first-page":"1603","DOI":"10.1109\/TCAD.2005.857377","volume":"25","author":"O Mencer","year":"2006","unstructured":"Mencer, O. (2006). ASC: A stream compiler for computing with FPGAs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(9), 1603\u20131617.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"1885_CR44","unstructured":"Nios, I. (2007). C2h compiler users guide. Altera."},{"key":"1885_CR45","doi-asserted-by":"crossref","unstructured":"Putnam, A., Bennett, D., Dellinger, E., Mason, J., Sundararajan, P., & Eggers, S. (2008). Chimps: A C-level compilation flow for hybrid CPU-FPGA architectures. In International Conference on Field Programmable Logic and Applications, 2008,\u00a0FPL 2008. IEEE.","DOI":"10.1109\/FPL.2008.4629927"},{"key":"1885_CR46","doi-asserted-by":"crossref","unstructured":"Villarreal, J., Park, A., Najjar, W., & Halstead, R. (2010). Designing modular hardware accelerators in C with ROCCC 2.0. In 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) (pp. 127\u2013134). IEEE.","DOI":"10.1109\/FCCM.2010.28"},{"key":"1885_CR47","unstructured":"Coussy, P., Lhairech-Lebreton, G., Heller, D., & Martin, E. (2010). Gaut\u2013a free and open source high-level synthesis tool."},{"key":"1885_CR48","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/MC.2007.107","volume":"3","author":"JL Tripp","year":"2007","unstructured":"Tripp, J. L., Gokhale, M. B., & Peterson, K. D. (2007). Trident: From high-level language to hardware circuitry. Computer, 3, 28\u201337.","journal-title":"Computer"},{"key":"1885_CR49","unstructured":"Settle, S. O. (2013). High-performance dynamic programming on FPGAS with OpenCL. In Proceedings on IEEE High Performance Extreme Computing Conference (HPEC) (pp. 1\u20136)."},{"key":"1885_CR50","doi-asserted-by":"crossref","unstructured":"Fifield, J., Keryell, R., Ratigner, H., Styles, H., & Wu, J. (2016). Optimizing OpenCL applications on Xilinx FPGA. In Proceedings of the 4th International Workshop on OpenCL (p. 5). ACM.","DOI":"10.1145\/2909437.2909447"},{"key":"1885_CR51","doi-asserted-by":"crossref","unstructured":"Papakonstantinou, A., Gururaj, K., Stratton, J. A., Chen, D., Cong, J., & Hwu, W.-M. W. (2009). FCUDA: Enabling efficient compilation of Cuda Kernels onto FPGAs. In IEEE 7th Symposium on Application Specific Processors, 2009. SASP\u201909 (pp. 35\u201342). IEEE.","DOI":"10.1109\/SASP.2009.5226333"},{"key":"1885_CR52","doi-asserted-by":"crossref","unstructured":"Auerbach, J., Bacon, D. F., Cheng, P., & Rabbah, R. (2010). Lime: A Java-compatible and synthesizable language for heterogeneous architectures. In ACM Sigplan Notices (vol. 45, pp. 89\u2013108). ACM.","DOI":"10.1145\/1932682.1869469"},{"key":"1885_CR53","doi-asserted-by":"crossref","unstructured":"Singh, S., & Greaves, D. (2008). Kiwi: Synthesis of FPGA circuits from parallel programs. In 16th International Symposium On Field-Programmable Custom Computing Machines, 2008. FCCM\u201908 (pp. 3\u201312). IEEE.","DOI":"10.1109\/FCCM.2008.46"},{"key":"1885_CR54","doi-asserted-by":"crossref","unstructured":"Nane, R., Sima, V.-M., Olivier, B., Meeuws, R., Yankova, Y., & Bertels, K. (2012). Dwarv 2.0: A cosy-based C-to-VHDL hardware compiler. In 2012 22nd International Conference on Field Programmable Logic and Applications (FPL) (pp. 619\u2013622). IEEE.","DOI":"10.1109\/FPL.2012.6339221"},{"key":"1885_CR55","doi-asserted-by":"crossref","unstructured":"Pilato, C., & Ferrandi, F. (2013). Bambu: A modular framework for the high level synthesis of memory-intensive applications. In 2013 23rd International Conference on Field Programmable Logic and Applications (FPL) (pp. 1\u20134). IEEE.","DOI":"10.1109\/FPL.2013.6645550"},{"issue":"3","key":"1885_CR56","doi-asserted-by":"publisher","first-page":"243","DOI":"10.1504\/IJIRD.2015.071089","volume":"6","author":"N Kavvadias","year":"2015","unstructured":"Kavvadias, N., & Masselos, K. (2015). Source and IR-level optimisations in the hercules high-level synthesis tool. International Journal of Innovation and Regional Development, 6(3), 243\u2013266.","journal-title":"International Journal of Innovation and Regional Development"},{"key":"1885_CR57","unstructured":"Harmsen, R. (2012). Compiling recursion to reconfigurable hardware using clash."},{"key":"1885_CR58","unstructured":"Li, Y., & Leeser, M. HML: an innovative hardware description language and its translation to VHDL. In Proceedings of the ASP-DAC\u201995\/CHDL\u201995\/VLSI\u201995., IFIP International Conference on Hardware Description Languages. IFIP International Conference on Very Large Scal (pp. 691\u2013696). IEEE."},{"key":"1885_CR59","unstructured":"Sander, I., Acosta, A., & Jantsch, A. (2009). Hardware design and synthesis in ForSyDe. In Workshop on Hardware Design Using Functional Languages (HFL 09)."},{"key":"1885_CR60","unstructured":"Singh, S., & Sheeran, M. (2004). Designing FPGA circuits in lava. Unpublished paper. Retrieved October 15, 2022, from\u00a0https:\/\/www.gla.ac.uk\/satnam\/lava\/lava_intro.pdf"},{"key":"1885_CR61","doi-asserted-by":"crossref","unstructured":"Hannig, F., Ruckdeschel, H., Dutta, H., & Teich, J. (2008). Paro: Synthesis of hardware accelerators for multi-dimensional dataflow-intensive applications. In Reconfigurable Computing: Architectures, Tools and Applications (pp. 287\u2013293). Springer.","DOI":"10.1007\/978-3-540-78610-8_30"},{"key":"1885_CR62","doi-asserted-by":"publisher","first-page":"219","DOI":"10.1016\/S1571-0661(04)80820-X","volume":"80","author":"J Hammarberg","year":"2003","unstructured":"Hammarberg, J., & Nadjm-Tehrani, S. (2003). Development of safety-critical reconfigurable hardware with Esterel. Electronic Notes in Theoretical Computer Science, 80, 219\u2013234.","journal-title":"Electronic Notes in Theoretical Computer Science"},{"key":"1885_CR63","unstructured":"Derrien, S., & Risset, T. (2000). Interfacing compiled FPGA programs: The MMAlpha approach. In PDPTA."},{"key":"1885_CR64","doi-asserted-by":"crossref","unstructured":"Aguilar-Pelaez, E., Bayliss, S., Smith, A., Winterstein, F., Ghica, D. R., Thomas, D., & Constantinides, G. A. (2014). Compiling higher order functional programs to composable digital hardware. In 2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) (pp. 234\u2013234). IEEE.","DOI":"10.1109\/FCCM.2014.69"},{"issue":"5","key":"1885_CR65","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1145\/2808704.2754970","volume":"50","author":"A Procter","year":"2015","unstructured":"Procter, A., Harrison, W. L., Graves, I., Becchi, M., & Allwein, G. (2015). Semantics driven hardware design, implementation, and verification with rewire. SIGPLAN Not., 50(5), 13\u201311310. https:\/\/doi.org\/10.1145\/2808704.2754970","journal-title":"SIGPLAN Not."},{"key":"1885_CR66","doi-asserted-by":"crossref","unstructured":"Sharp, R. (2004). 5. high-level synthesis of SAFL. In Higher-Level Hardware Synthesis (pp. 65\u201386). Springer.","DOI":"10.1007\/978-3-540-24657-2_5"},{"key":"1885_CR67","doi-asserted-by":"crossref","unstructured":"S\u00e9rot, J., & Michaelson, G. (2012). Harnessing parallelism in FPGAs using the hume language. In Proceedings of the 1st ACM SIGPLAN Workshop on Functional High-performance Computing (pp. 27\u201336). ACM.","DOI":"10.1145\/2364474.2364480"},{"key":"1885_CR68","doi-asserted-by":"crossref","unstructured":"Hegarty, J., Brunhaver, J., DeVito, Z., Ragan-Kelley, J., Cohen, N., Bell, S., Vasilyev, A., Horowitz, M., & Hanrahan, P.\u00a0(2014). Darkroom: Compiling high-level image processing code into hardware pipelines.","DOI":"10.1145\/2601097.2601174"},{"issue":"1","key":"1885_CR69","doi-asserted-by":"publisher","first-page":"210","DOI":"10.1109\/TPDS.2015.2394802","volume":"27","author":"R Membarth","year":"2016","unstructured":"Membarth, R., Reiche, O., Hannig, F., Teich, J., K\u00f6rner, M., & Eckert, W. (2016). Hipacc: A domain-specific language and compiler for image processing. IEEE Transactions on Parallel and Distributed Systems, 27(1), 210\u2013224. https:\/\/doi.org\/10.1109\/TPDS.2015.2394802","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"issue":"5","key":"1885_CR70","doi-asserted-by":"publisher","first-page":"48","DOI":"10.1109\/MS.2007.135","volume":"24","author":"JS Cuadrado","year":"2007","unstructured":"Cuadrado, J. S., & Molina, J. G. (2007). Building domain-specific languages for model-driven development. IEEE Software, 24(5), 48\u201355.","journal-title":"IEEE Software"},{"key":"1885_CR71","doi-asserted-by":"crossref","unstructured":"Lattner, C., & Adve, V. (2004). LLVM: A compilation framework for lifelong program analysis & transformation. In International Symposium on Code Generation and Optimization, 2004. CGO 2004 (pp. 75\u201386). IEEE.","DOI":"10.1109\/CGO.2004.1281665"},{"issue":"2","key":"1885_CR72","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1007\/s11265-009-0390-z","volume":"63","author":"M Wipliez","year":"2011","unstructured":"Wipliez, M., Roquier, G., & Nezan, J.-F. (2011). Software code generation for the RVC-CAL language. Journal of Signal Processing Systems, 63(2), 203\u2013213.","journal-title":"Journal of Signal Processing Systems"},{"key":"1885_CR73","doi-asserted-by":"crossref","unstructured":"Bezati, E., Mattavelli, M., & Janneck, J. W. (2013). High-level synthesis of dataflow programs for signal processing systems. In 2013 8th International Symposium on Image and Signal Processing and Analysis (ISPA) (pp. 750\u2013754). IEEE.","DOI":"10.1109\/ISPA.2013.6703837"},{"key":"1885_CR74","doi-asserted-by":"crossref","unstructured":"Yviquel, H., Lorence, A., Jerbi, K., Cocherel, G., Sanchez, A., & Raulet, M. (2013). ORCC: Multimedia development made easy. In Proceedings of the 21st ACM International Conference on Multimedia (pp. 863\u2013866). ACM.","DOI":"10.1145\/2502081.2502231"},{"key":"1885_CR75","doi-asserted-by":"crossref","unstructured":"Hormati, A., Kudlur, M., Mahlke, S., Bacon, D., & Rabbah, R. (2008). Optimus: Efficient realization of streaming applications on FPGAs. In Proceedings of the 2008 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (pp. 41\u201350). ACM.","DOI":"10.1145\/1450095.1450105"},{"key":"1885_CR76","doi-asserted-by":"crossref","unstructured":"Thies, W., Karczmarek, M., & Amarasinghe, S. (2002). StreamIt: A language for streaming applications. In Compiler Construction (pp. 179\u2013196). Springer.","DOI":"10.1007\/3-540-45937-5_14"},{"issue":"2","key":"1885_CR77","doi-asserted-by":"publisher","first-page":"232","DOI":"10.1109\/JPROC.2004.840306","volume":"93","author":"M P\u00fcschel","year":"2005","unstructured":"P\u00fcschel, M., Moura, J. M., Johnson, J. R., Padua, D., Veloso, M. M., Singer, B. W., Xiong, J., Franchetti, F., Ga\u010dic, A., Voronenko, Y., et al. (2005). Spiral: Code generation for DSP transforms. Proceedings of the IEEE, 93(2), 232\u2013275.","journal-title":"Proceedings of the IEEE"},{"key":"1885_CR78","doi-asserted-by":"crossref","unstructured":"D\u2019Alberto, P., Milder, P. A., Sandryhaila, A., Franchetti, F., Hoe, J. C., Moura, J. M., Puschel, M., & Johnson, J. R. (2007). Generating FPGA-accelerated DFT libraries. In 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2007. FCCM 2007 (pp. 173\u2013184). IEEE.","DOI":"10.1109\/FCCM.2007.58"},{"key":"1885_CR79","doi-asserted-by":"publisher","unstructured":"Stewart, R., Duncan, K., Michaelson, G., Garcia, P., Bhowmik, D., & Wallace, A. (2018). RIPL: A parallel image processing language for FPGAs. ACM Transactions on Reconfigurable Technology and Systems, 11(1). https:\/\/doi.org\/10.1145\/3180481","DOI":"10.1145\/3180481"},{"key":"1885_CR80","unstructured":"Nikhil, R. (2004). Bluespec system Verilog: Efficient, correct RTL from high level specifications. In Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2004. MEMOCODE\u201904 (pp. 69\u201370). IEEE."},{"key":"1885_CR81","doi-asserted-by":"crossref","unstructured":"Bachrach, J., Vo, H., Richards, B., Lee, Y., Waterman, A., Avi\u017eienis, R., Wawrzynek, J., & Asanovi\u0107, K. (2012). Chisel: Constructing hardware in a scala embedded language. In Proceedings of the 49th Annual Design Automation Conference (pp. 1216\u20131225). ACM.","DOI":"10.1145\/2228360.2228584"},{"key":"1885_CR82","unstructured":"Synflow. Introducing Cx. Retrieved November 1, 2022, from\u00a0http:\/\/cx-lang.org\/"},{"key":"1885_CR83","doi-asserted-by":"crossref","unstructured":"Edwards, S. A. (2000). Kahn process networks. In Languages for Digital Embedded Systems (pp. 189\u2013195). Springer.","DOI":"10.1007\/978-1-4615-4325-1_11"},{"key":"1885_CR84","doi-asserted-by":"publisher","unstructured":"Fleming, S. T., Beretta, I., Thomas, D. B., Constantinides, G. A., & Ghica, D. R. (2015). PushPush: Seamless integration of hardware and software objects via function calls over AXI. In 2015 25th International Conference on Field Programmable Logic and Applications (FPL) (pp. 1\u20138). https:\/\/doi.org\/10.1109\/FPL.2015.7294024","DOI":"10.1109\/FPL.2015.7294024"},{"key":"1885_CR85","unstructured":"Liu, Y., Bouganis, C.-S., Cheung, P. Y., Leong, P. H., & Motley, S. J. (2006). Hardware efficient architectures for eigenvalue computation. In Proceedings of the Design Automation & Test in Europe Conference (vol. 1, pp. 1\u20136). IEEE."},{"key":"1885_CR86","unstructured":"Srivastava, S. (2018). Memory interface design for integrating accelerators with Xilinx Zynq platform."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-023-01885-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11265-023-01885-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-023-01885-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,12,2]],"date-time":"2023-12-02T04:12:57Z","timestamp":1701490377000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11265-023-01885-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,29]]},"references-count":86,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2023,10]]}},"alternative-id":["1885"],"URL":"https:\/\/doi.org\/10.1007\/s11265-023-01885-5","relation":{"has-preprint":[{"id-type":"doi","id":"10.21203\/rs.3.rs-2304402\/v1","asserted-by":"object"}]},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,7,29]]},"assertion":[{"value":"28 November 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 July 2023","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 July 2023","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 July 2023","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"Not Applicable.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethics Approval"}},{"value":"Not applicable.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Consent to Participate"}},{"value":"Not applicable.","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Consent for Publication"}},{"value":"No conflict of interest to report.","order":5,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of Interest"}}]}}