{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,6]],"date-time":"2026-07-06T09:17:02Z","timestamp":1783329422270,"version":"3.54.6"},"reference-count":44,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T00:00:00Z","timestamp":1780531200000},"content-version":"vor","delay-in-days":3,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"funder":[{"DOI":"10.13039\/501100002666","name":"Aalto University","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100002666","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2026,6]]},"abstract":"<jats:title>Abstract<\/jats:title>\n                  <jats:p>Sampling clock duty cycle error degrades the performance of downconverting dual-edge sampling systems, requiring correction circuitry to guarantee the optimal duty cycle at the sampling location. This paper derives the theoretical effect of duty cycle errors in such systems and studies the technique of averaging samples to mitigate the problems. The analysis concludes that such a system can be designed in a manner where the duty cycle error causes no non-linearity, and only gain and phase errors. However, even these may result in non-linearity in time-interleaved systems, requiring duty cycle correction. An automatic duty cycle corrector used in a dual-edge downconverting sampling system is demonstrated in this paper. The proposed tuning circuit controls the DC level of the reference clock signal according to the detected duty cycle. The proposed duty cycle detector has automated self-calibration to ensure robustness under process, voltage and temperature variations. The corrector is designed to be used with sampling clock frequencies up to 12\u00a0GHz, which results in 24\u00a0GS\/s in dual-edge sampling. The operation of the corrector is verified in system simulations that demonstrate its capability to reduce the effects of incorrect duty cycle over a wide frequency range of 2\u201312\u00a0GHz. In the simulations, the duty cycle tuner achieves 16\u201374\u00a0% tuning range, while adding less than 40\u00a0fs of jitter over the desired tuning range of 40\u201360\u00a0% and consuming 1.05\u00a0mW of power at 12\u00a0GHz.<\/jats:p>","DOI":"10.1007\/s11265-026-02002-y","type":"journal-article","created":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T02:10:41Z","timestamp":1780539041000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["An Automatic Duty Cycle Corrector for Dual-Edge 24\u00a0GS\/s RF Sampling Circuit"],"prefix":"10.1007","volume":"98","author":[{"given":"Miikka","family":"Tenhunen","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Veeti","family":"Lahtinen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marko","family":"Kosunen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2026,6,4]]},"reference":[{"issue":"12","key":"2002_CR1","doi-asserted-by":"publisher","first-page":"3167","DOI":"10.1109\/JSSC.2016.2587689","volume":"51","author":"Y Frans","year":"2016","unstructured":"Frans, Y., McLeod, S., Hedayati, H., Elzeftawi, M., Namkoong, J., Lin, W., Im, J., Upadhyaya, P., & Chang, K. (2016). A 40-to-64 Gb\/s NRZ Transmitter With Supply-Regulated Front-End in 16 nm FinFET. IEEE Journal of Solid-State Circuits, 51(12), 3167\u20133177. https:\/\/doi.org\/10.1109\/JSSC.2016.2587689","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"2002_CR2","doi-asserted-by":"publisher","unstructured":"Mekky, R.H., Fortin, G., Venditti, M., & Leclerc, S. (2020). A Multi-Range Duty Cycle Correction Circuit for Multi-Standard Transceivers in 7 nm FinFET. In 2020 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1\u20135. https:\/\/doi.org\/10.1109\/ISCAS45731.2020.9180485.","DOI":"10.1109\/ISCAS45731.2020.9180485"},{"key":"2002_CR3","doi-asserted-by":"publisher","unstructured":"Angeli, N., & Hofmann, K. (2019). An All-Digital Duty-Cycle Corrector for Parallel High-Speed I\/O Links. In 2019 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC), pp. 1\u20136. https:\/\/doi.org\/10.1109\/NORCHIP.2019.8906953.","DOI":"10.1109\/NORCHIP.2019.8906953"},{"key":"2002_CR4","doi-asserted-by":"publisher","unstructured":"Min, Y.-J., Jeong, C.-H., Kim, K.-Y., Choi, W.H., Son, J.-P., Kim, C., & Kim, S.-W. (2012). A 0.31\u20131 GHz Fast-Corrected Duty-Cycle Corrector With Successive Approximation Register for DDR DRAM Applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems,\u00a020(8), 1524\u20131528. https:\/\/doi.org\/10.1109\/TVLSI.2011.2158011.","DOI":"10.1109\/TVLSI.2011.2158011"},{"key":"2002_CR5","doi-asserted-by":"publisher","unstructured":"Wu, T., Shi, X., Kaviani, K., Lee, H., Chun, J.-H., Chin, T.J., Shen, J., Perego, R., & Chang, K. (2008). Clocking circuits for a 16Gb\/s memory interface. In 2008 IEEE Custom Integrated Circuits Conference, pp. 435\u2013438. https:\/\/doi.org\/10.1109\/CICC.2008.4672114.","DOI":"10.1109\/CICC.2008.4672114"},{"issue":"12","key":"2002_CR6","doi-asserted-by":"publisher","first-page":"1363","DOI":"10.1109\/TCSII.2006.885396","volume":"53","author":"S-K Kao","year":"2006","unstructured":"Kao, S.-K., & Liu, S.-I. (2006). All-Digital Fast-Locked Synchronous Duty-Cycle Corrector. IEEE Transactions on Circuits and Systems II: Express Briefs, 53(12), 1363\u20131367. https:\/\/doi.org\/10.1109\/TCSII.2006.885396","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"2002_CR7","doi-asserted-by":"publisher","unstructured":"Sim, J., Park, H., Kwon, Y., Kim, S., & Kim, C. (2021). A 1-3.2 GHz 0.6 mW\/GHz Duty-Cycle-Corrector Using Bangbang Duty-Cyle-Detector. In 2021 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1\u20134. https:\/\/doi.org\/10.1109\/ISCAS51556.2021.9401792.","DOI":"10.1109\/ISCAS51556.2021.9401792"},{"key":"2002_CR8","doi-asserted-by":"publisher","unstructured":"Jeong, C.-H., Abdullah, A., Min, Y.-J., Hwang, I.-C., & Kim, S.-W. (2016). All-Digital Duty-Cycle Corrector With a Wide Duty Correction Range for DRAM Applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems,\u00a024(1), 363\u2013367. https:\/\/doi.org\/10.1109\/TVLSI.2015.2394486.","DOI":"10.1109\/TVLSI.2015.2394486"},{"key":"2002_CR9","doi-asserted-by":"publisher","unstructured":"Abdollahi-Alibeik, S., Weber, D., Dogan, H., Si, W.W., Baytekin, B., Komijani, A., Chang, R., Vakili-Amini, B., Lee, M., Gan, H., Rajavi, Y., Samavati, H., Kaczynski, B., Lee, S.-M., Limotyrakis, S., Park, H., Chen, P., Park, P., Chen, M.S.-W., Chang, A., Oh, Y., Yang, J.J.-M., Lin, E.C.-C., Nathawad, L., Onodera, K., Terrovitis, M., Mendis, S., Shi, K., Mehta, S., Zargari, M., & Su, D. (2011). A 65nm dual-band 3-stream 802.11n MIMO WLAN SoC. In 2011 IEEE International Solid-State Circuits Conference, pp. 170\u2013172. https:\/\/doi.org\/10.1109\/ISSCC.2011.5746268.","DOI":"10.1109\/ISSCC.2011.5746268"},{"key":"2002_CR10","doi-asserted-by":"publisher","unstructured":"Hsueh, Y.-L., Cho, L.-C., Shen, C.-H., Tsai, Y.-C., Chueh, T.-C., Chang, T.-Y., Hsu, J.-L., & Zhan, J.-H.C. (2014). 28.2 A 0.29mm2 frequency synthesizer in 40nm CMOS with 0.19psrms jitter and \u00a1-100dBc reference spur for 802.11ac. In 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 472\u2013473. https:\/\/doi.org\/10.1109\/ISSCC.2014.6757518.","DOI":"10.1109\/ISSCC.2014.6757518"},{"key":"2002_CR11","doi-asserted-by":"publisher","unstructured":"Gao, X., Tee, L., Wu, W., Lee, K.-S., Paramanandam, A.A., Jha, A., Liu, N., Chan, E., & Lin, L. (2015). 9.4 A 28nm CMOS digital fractional-N PLL with -245.5dB FOM and a frequency tripler for 802.11abgn\/ac radio. In 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, pp. 1\u20133. https:\/\/doi.org\/10.1109\/ISSCC.2015.7062978.","DOI":"10.1109\/ISSCC.2015.7062978"},{"key":"2002_CR12","doi-asserted-by":"publisher","unstructured":"Kim, H., Kim, Y., Kim, T., Ko, H.-J., & Cho, S. (2017). A 2.4-GHz 1.5-mW Digital Multiplying Delay-Locked Loop Using Pulsewidth Comparator and Double Injection Technique. IEEE Journal of Solid-State Circuits,\u00a052(11), 2934\u20132946. https:\/\/doi.org\/10.1109\/JSSC.2017.2734910.","DOI":"10.1109\/JSSC.2017.2734910"},{"issue":"5","key":"2002_CR13","doi-asserted-by":"publisher","first-page":"1254","DOI":"10.1109\/JSSC.2019.2899726","volume":"54","author":"W Wu","year":"2019","unstructured":"Wu, W., Yao, C.-W., Godbole, K., Ni, R., Chiang, P.-Y., Han, Y., Zuo, Y., Verma, A., Lu, I.S.-C., Son, S. W., & Cho, T. B. (2019). A 28-nm 75-fsrms Analog Fractional- N Sampling PLL With a Highly Linear DTC Incorporating Background DTC Gain Calibration and Reference Clock Duty Cycle Correction. IEEE Journal of Solid-State Circuits, 54(5), 1254\u20131265. https:\/\/doi.org\/10.1109\/JSSC.2019.2899726","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"2002_CR14","doi-asserted-by":"publisher","unstructured":"Kaltiokallio, M., Valkonen, R., Stadius, K., & Ryynanen, J. (2013). A 0.7\u20132.7-GHz Blocker-Tolerant Compact-Size Single-Antenna Receiver for Wideband Mobile Applications. IEEE Transactions on Microwave Theory and Techniques,\u00a061(9), 3339\u20133349. https:\/\/doi.org\/10.1109\/TMTT.2013.2274434.","DOI":"10.1109\/TMTT.2013.2274434"},{"key":"2002_CR15","doi-asserted-by":"publisher","unstructured":"Zhu, Z., Liu, M., Wang, J., & Yang, Y. (2013). A Fast-Locking, Low-Jitter Pulsewidth Control Loop for High-Speed ADC. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp. 1\u20131. https:\/\/doi.org\/10.1109\/TVLSI.2013.2281318.","DOI":"10.1109\/TVLSI.2013.2281318"},{"key":"2002_CR16","doi-asserted-by":"publisher","unstructured":"Liu, N., Todsen, J., & Chen, D. (2020). A low-power and area-efficient analog duty cycle corrector for ADC\u2019s external clocks. In 2020 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1\u20134.. https:\/\/doi.org\/10.1109\/ISCAS45731.2020.9180946.","DOI":"10.1109\/ISCAS45731.2020.9180946"},{"key":"2002_CR17","doi-asserted-by":"publisher","unstructured":"Kim, J., Yun, J., Chae, J.-H., & Kim, S. (2023). A 50\u20131600 MHz Wide\u2013Range Digital Duty\u2013Cycle Corrector With Counter\u2013Based Half\u2013Cycle Delay Line. IEEE Access,\u00a011, 30555\u201330561. https:\/\/doi.org\/10.1109\/ACCESS.2023.3262307.","DOI":"10.1109\/ACCESS.2023.3262307"},{"issue":"2","key":"2002_CR18","doi-asserted-by":"publisher","first-page":"245","DOI":"10.1109\/19.6060","volume":"37","author":"Y-C Jenq","year":"1988","unstructured":"Jenq, Y.-C. (1988). Digital spectra of nonuniformly sampled signals: fundamentals and high-speed waveform digitizers. IEEE Transactions on Instrumentation and Measurement, 37(2), 245\u2013251. https:\/\/doi.org\/10.1109\/19.6060","journal-title":"IEEE Transactions on Instrumentation and Measurement"},{"key":"2002_CR19","doi-asserted-by":"publisher","unstructured":"Waltari, M., & Halonen, K. (1999). Timing skew insensitive switching for double sampled circuits. In 1999 IEEE International Symposium on Circuits and Systems (ISCAS), vol. 2, pp. 61\u2013642. https:\/\/doi.org\/10.1109\/ISCAS.1999.780619.","DOI":"10.1109\/ISCAS.1999.780619"},{"issue":"1","key":"2002_CR20","doi-asserted-by":"publisher","first-page":"220","DOI":"10.1109\/4.50307","volume":"25","author":"M Shinagawa","year":"1990","unstructured":"Shinagawa, M., Akazawa, Y., & Wakimoto, T. (1990). Jitter analysis of high-speed sampling systems. IEEE Journal of Solid-State Circuits, 25(1), 220\u2013224. https:\/\/doi.org\/10.1109\/4.50307","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"9","key":"2002_CR21","doi-asserted-by":"publisher","first-page":"1354","DOI":"10.1109\/TCSI.2002.802353","volume":"49","author":"N Da Dalt","year":"2002","unstructured":"Da Dalt, N., Harteneck, M., Sandner, C., & Wiesbauer, A. (2002). On the jitter requirements of the sampling clock for analog-to-digital converters. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 49(9), 1354\u20131360. https:\/\/doi.org\/10.1109\/TCSI.2002.802353","journal-title":"IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications"},{"key":"2002_CR22","doi-asserted-by":"publisher","unstructured":"Iizuka, T., Xu, H., & Abidi, A.A. (2021) A Tutorial on Systematic Design of CMOS A\/D Converters: Illustrated by a 10 b, 500 MS\/s SAR ADC with 2 GHz RBW. In ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC), pp. 381\u2013386. https:\/\/doi.org\/10.1109\/ESSCIRC53450.2021.9567842.","DOI":"10.1109\/ESSCIRC53450.2021.9567842"},{"issue":"6","key":"2002_CR23","doi-asserted-by":"publisher","first-page":"2249","DOI":"10.1109\/TCSI.2022.3166792","volume":"69","author":"X Tang","year":"2022","unstructured":"Tang, X., Liu, J., Shen, Y., Li, S., Shen, L., Sanyal, A., Ragab, K., & Sun, N. (2022). Low-Power SAR ADC Design: Overview and Survey of State-of-the-Art Techniques. IEEE Transactions on Circuits and Systems I: Regular Papers, 69(6), 2249\u20132262. https:\/\/doi.org\/10.1109\/TCSI.2022.3166792","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"2002_CR24","doi-asserted-by":"publisher","unstructured":"Manganaro, G. (2022). An Introduction to High Sample Rate Nyquist Analog-to-Digital Converters. IEEE Open Journal of the Solid-State Circuits Society,\u00a02, 82\u2013102. https:\/\/doi.org\/10.1109\/OJSSCS.2022.3212028.","DOI":"10.1109\/OJSSCS.2022.3212028"},{"key":"2002_CR25","doi-asserted-by":"publisher","unstructured":"Tenhunen, M., Lahtinen, V., & Kosunen, M. (2025). Automatic Reference Clock Duty Cycle Calibration System for Dual Edge Sampling RF Circuits. In 2025 IEEE Nordic Circuits and Systems Conference (NorCAS), pp. 1\u20135. https:\/\/doi.org\/10.1109\/NorCAS66540.2025.11231298.","DOI":"10.1109\/NorCAS66540.2025.11231298"},{"key":"2002_CR26","doi-asserted-by":"publisher","unstructured":"Wang, Y.-M., & Wang, J.-S. (2004). An all-digital 50% duty-cycle corrector. In 2004 IEEE International Symposium on Circuits and Systems (ISCAS), vol. 2, p. 925. https:\/\/doi.org\/10.1109\/ISCAS.2004.1329424","DOI":"10.1109\/ISCAS.2004.1329424"},{"key":"2002_CR27","doi-asserted-by":"publisher","unstructured":"Gu, J., Wu, J., Gu, D., Zhang, M., & Shi, L. (2012). All-Digital Wide Range Precharge Logic 50% Duty Cycle Corrector. IEEE Transactions on Very Large Scale Integration (VLSI) Systems,\u00a020(4), 760\u2013764. https:\/\/doi.org\/10.1109\/TVLSI.2011.2111424","DOI":"10.1109\/TVLSI"},{"issue":"6","key":"2002_CR28","doi-asserted-by":"publisher","first-page":"1262","DOI":"10.1109\/JSSC.2006.874326","volume":"41","author":"Y-J Wang","year":"2006","unstructured":"Wang, Y.-J., Kao, S.-K., & Liu, S.-I. (2006). All-digital delay-locked loop\/pulsewidth-control loop with adjustable duty cycles. IEEE Journal of Solid-State Circuits, 41(6), 1262\u20131274. https:\/\/doi.org\/10.1109\/JSSC.2006.874326","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"2002_CR29","doi-asserted-by":"publisher","unstructured":"Chung, C.-C., Sheng, D., & Li, C.-J. (2015). A Wide-Range Low-Cost All-Digital Duty-Cycle Corrector. IEEE Transactions on Very Large Scale Integration (VLSI) Systems,\u00a023(11), 2487\u20132496. https:\/\/doi.org\/10.1109\/TVLSI.2014.2370631.","DOI":"10.1109\/TVLSI.2014.2370631"},{"key":"2002_CR30","doi-asserted-by":"publisher","unstructured":"Lee, D.U., Lee, H.W., Kwean, K.C., Choi, Y.K., Moon, H.U., Kwack, S.W., Kang, S.D., Kim, K.W., Kim, Y.J., Choi, Y.J., Moran, P., Ahn, J.H., & Kih, J.S. (2006). A 2.5Gb\/s\/pin 256Mb GDDR3 SDRAM with Series Pipelined CAS Latency Control and Dual-Loop Digital DLL. In 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers, pp. 547\u2013556. https:\/\/doi.org\/10.1109\/ISSCC.2006.1696091.","DOI":"10.1109\/ISSCC.2006.1696091"},{"key":"2002_CR31","doi-asserted-by":"publisher","unstructured":"Shin, D., Song, J., Chae, H., & Kim, C. (2009). A 7 ps Jitter 0.053 mm $$^{2}$$ Fast Lock All-Digital DLL With a Wide Range and High Resolution DCC. IEEE Journal of Solid-State Circuits,\u00a044(9), 2437\u20132451. https:\/\/doi.org\/10.1109\/JSSC.2009.2021447.","DOI":"10.1109\/JSSC.2009.2021447"},{"issue":"10","key":"2002_CR32","doi-asserted-by":"publisher","first-page":"2724","DOI":"10.1109\/JSSC.2020.3005806","volume":"55","author":"X Jin","year":"2020","unstructured":"Jin, X., Park, W., Kang, D.-S., Ko, Y., Kwon, K.-W., & Chun, J.-H. (2020). A 4-GHz Sub-Harmonically Injection-Locked Phase-Locked Loop With Self-Calibrated Injection Timing and Pulsewidth. IEEE Journal of Solid-State Circuits, 55(10), 2724\u20132733. https:\/\/doi.org\/10.1109\/JSSC.2020.3005806","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"1","key":"2002_CR33","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TCSII.2013.2291052","volume":"61","author":"K Ryu","year":"2014","unstructured":"Ryu, K., Jung, D.-H., & Jung, S.-O. (2014). Process-Variation-Calibrated Multiphase Delay Locked Loop With a Loop-Embedded Duty Cycle Corrector. IEEE Transactions on Circuits and Systems II: Express Briefs, 61(1), 1\u20135. https:\/\/doi.org\/10.1109\/TCSII.2013.2291052","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"2002_CR34","doi-asserted-by":"publisher","unstructured":"Raja, I., Banerjee, G., Zeidan, M.A., & Abraham, J.A. (2016). A 0.1\u20133.5-GHz Duty-Cycle Measurement and Correction Technique in 130-nm CMOS. IEEE Transactions on Very Large Scale Integration (VLSI) Systems,\u00a024(5), 1975\u20131983. https:\/\/doi.org\/10.1109\/TVLSI.2015.2478804.","DOI":"10.1109\/TVLSI.2015.2478804"},{"key":"2002_CR35","doi-asserted-by":"publisher","unstructured":"Kang, K.-T., Kim, S.-Y., Kim, S.J., Lee, D., Yoo, S.-S., & Lee, K.-Y. (2018). A 0.33\u20131 GHz Open-Loop Duty Cycle Corrector With Digital Falling Edge Modulator. IEEE Transactions on Circuits and Systems II: Express Briefs,\u00a065(12), 1949\u20131953. https:\/\/doi.org\/10.1109\/TCSII.2018.2811412.","DOI":"10.1109\/TCSII.2018.2811412"},{"key":"2002_CR36","doi-asserted-by":"publisher","unstructured":"Wu, Z., Li, F., Ni, M., Ding, Y., & Wang, Z. (2019). A background timing skew calibration technique in time-interleaved adcs. In 2019 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), pp. 1\u20133. https:\/\/doi.org\/10.1109\/EDSSC.2019.8754374.","DOI":"10.1109\/EDSSC.2019.8754374"},{"issue":"6","key":"2002_CR37","doi-asserted-by":"publisher","first-page":"1022","DOI":"10.1109\/JSSC.1980.1051512","volume":"15","author":"WC Black","year":"1980","unstructured":"Black, W. C., & Hodges, D. A. (1980). Time interleaved converter arrays. IEEE Journal of Solid-State Circuits, 15(6), 1022\u20131029. https:\/\/doi.org\/10.1109\/JSSC.1980.1051512","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"4","key":"2002_CR38","doi-asserted-by":"publisher","first-page":"523","DOI":"10.1109\/4.210039","volume":"28","author":"T Kobayashi","year":"1993","unstructured":"Kobayashi, T., Nogami, K., Shirotori, T., & Fujimoto, Y. (1993). A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture. IEEE Journal of Solid-State Circuits, 28(4), 523\u2013527. https:\/\/doi.org\/10.1109\/4.210039","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"2","key":"2002_CR39","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1109\/MSSC.2015.2418155","volume":"7","author":"B Razavi","year":"2015","unstructured":"Razavi, B. (2015). The StrongARM Latch [A Circuit for All Seasons]. IEEE Solid-State Circuits Magazine, 7(2), 12\u201317. https:\/\/doi.org\/10.1109\/MSSC.2015.2418155","journal-title":"IEEE Solid-State Circuits Magazine"},{"issue":"11","key":"2002_CR40","doi-asserted-by":"publisher","first-page":"1591","DOI":"10.1109\/4.881204","volume":"35","author":"M-JE Lee","year":"2000","unstructured":"Lee, M.-J.E., Dally, W. J., & Chiang, P. (2000). Low-power area-efficient high-speed I\/O circuit techniques. IEEE Journal of Solid-State Circuits, 35(11), 1591\u20131599. https:\/\/doi.org\/10.1109\/4.881204","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"7","key":"2002_CR41","doi-asserted-by":"publisher","first-page":"1148","DOI":"10.1109\/JSSC.2004.829399","volume":"39","author":"B Wicht","year":"2004","unstructured":"Wicht, B., Nirschl, T., & Schmitt-Landsiedel, D. (2004). Yield and speed optimization of a latch-type voltage sense amplifier. IEEE J. Solid-State Circuits, 39(7), 1148\u20131158. https:\/\/doi.org\/10.1109\/JSSC.2004.829399","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2002_CR42","doi-asserted-by":"publisher","unstructured":"Chen, L., Sanyal, A., Ma, J., Tang, X., & Sun, N. (2016). Comparator common-mode variation effects analysis and its application in SAR ADCs. In 2016 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 2014\u20132017. https:\/\/doi.org\/10.1109\/ISCAS.2016.7538972.","DOI":"10.1109\/ISCAS.2016.7538972"},{"issue":"8","key":"2002_CR43","doi-asserted-by":"publisher","first-page":"2817","DOI":"10.1109\/TCSI.2019.2909032","volume":"66","author":"H Xu","year":"2019","unstructured":"Xu, H., & Abidi, A. A. (2019). Analysis and design of regenerative comparators for low offset and noise. IEEE Transactions on Circuits and Systems I: Regular Papers, 66(8), 2817\u20132830. https:\/\/doi.org\/10.1109\/TCSI.2019.2909032","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"10","key":"2002_CR44","doi-asserted-by":"publisher","first-page":"4043","DOI":"10.1109\/TCAD.2025.3560224","volume":"44","author":"V Lahtinen","year":"2025","unstructured":"Lahtinen, V., Porrasmaa, S., Heikkinen, A., Tenhunen, M., Ryyn\u00e4nen, J., & Kosunen, M. (2025). Fully Programmatic Automated Design Procedure of Comparators for Analog-to-Digital Converters. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 44(10), 4043\u20134047. https:\/\/doi.org\/10.1109\/TCAD.2025.3560224","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-026-02002-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11265-026-02002-y","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-026-02002-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,6]],"date-time":"2026-07-06T08:37:39Z","timestamp":1783327059000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11265-026-02002-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6]]},"references-count":44,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2026,6]]}},"alternative-id":["2002"],"URL":"https:\/\/doi.org\/10.1007\/s11265-026-02002-y","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,6]]},"assertion":[{"value":"27 February 2026","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 May 2026","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 May 2026","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 June 2026","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no competing interests.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing interests"}}],"article-number":"33"}}