{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:43:24Z","timestamp":1761324204641},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2019,2,21]],"date-time":"2019-02-21T00:00:00Z","timestamp":1550707200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Wireless Netw"],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1007\/s11276-019-01962-3","type":"journal-article","created":{"date-parts":[[2019,2,21]],"date-time":"2019-02-21T10:31:13Z","timestamp":1550745073000},"page":"3675-3687","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["A fault-tolerant and congestion-aware architecture for wireless networks-on-chip"],"prefix":"10.1007","volume":"25","author":[{"given":"Seyed Hassan","family":"Mortazavi","sequence":"first","affiliation":[]},{"given":"Reza","family":"Akbar","sequence":"additional","affiliation":[]},{"given":"Farshad","family":"Safaei","sequence":"additional","affiliation":[]},{"given":"Amin","family":"Rezaei","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,2,21]]},"reference":[{"key":"1962_CR1","doi-asserted-by":"crossref","unstructured":"Dally, W., & Towles, B. (2001). Route packets, not wires: On-chip interconnection networks. In Proceedings of the design automation conference (pp. 684\u2013689), CA, USA.","DOI":"10.1109\/DAC.2001.935594"},{"key":"1962_CR2","doi-asserted-by":"crossref","unstructured":"Rezaei, A., Zhao, D., Daneshtalab, M., & Zhou, H. (2017). Multi-objective task mapping approach for wireless NoC in dark silicon age. In International conference on parallel, distributed and network-based processing (PDP) (pp. 589\u2013592), St. Petersburg, Russia.","DOI":"10.1109\/PDP.2017.12"},{"issue":"3","key":"1962_CR3","doi-asserted-by":"publisher","first-page":"838","DOI":"10.1109\/TPDS.2016.2588482","volume":"28","author":"YY Chen","year":"2017","unstructured":"Chen, Y. Y., Chang, E. J., Hsin, H. K., Chen, K., & Wu, A. (2017). Path-diversity-aware fault-tolerant routing algorithm for network-on-chip. IEEE Transactions on Parallel and Distributed Systems,\n                           28(3), 838\u2013849.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"1962_CR4","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1016\/j.compeleceng.2018.07.006","volume":"71","author":"R Akbar","year":"2018","unstructured":"Akbar, R., & Safaei, F. (2018). A novel adaptive congestion-aware and load-balanced routing algorithm in networks-on-chip. Computers & Electrical Engineering,\n                           71, 60\u201376.","journal-title":"Computers & Electrical Engineering"},{"issue":"10","key":"1962_CR5","doi-asserted-by":"publisher","first-page":"1081","DOI":"10.1109\/TVLSI.2007.893649","volume":"15","author":"VF Pavlidis","year":"2007","unstructured":"Pavlidis, V. F., & Friedman, E. G. (2007). 3-D topologies for networks-on-chip. IEEE Transactions on Very Large Scale Integration (VLSI) Systems,\n                           15(10), 1081\u20131090.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"1","key":"1962_CR6","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/TC.2008.142","volume":"58","author":"BS Feero","year":"2009","unstructured":"Feero, B. S., & Pande, P. P. (2009). Networks-on-chip in a threedimensional environment: A performance evaluation. IEEE Transactions on Computer,\n                           58(1), 32\u201345.","journal-title":"IEEE Transactions on Computer"},{"key":"1962_CR7","unstructured":"Rezaei, S. H. S., Modarressi, M., Aminabadi, R. Y., & Daneshtalab, M. (2016). Fault-tolerant 3-D network-on-chip design using dynamic link sharing. In Design, automation & test in Europe conference & exhibition (DATE) (pp. 1195\u20131200), Dresden, Germany."},{"issue":"8","key":"1962_CR8","first-page":"1153","volume":"67","author":"R Salamat","year":"2018","unstructured":"Salamat, R., Khayambashi, M., Ebrahimi, M., & Bagherzadeh, N. (2018). LEAD: An adaptive 3D-NoC routing algorithm with queuing-theory based analytical verification. IEEE Transactions on Computers,\n                           67(8), 1153\u20131166.","journal-title":"IEEE Transactions on Computers"},{"issue":"9","key":"1962_CR9","doi-asserted-by":"publisher","first-page":"1246","DOI":"10.1109\/TC.2008.78","volume":"57","author":"A Shacham","year":"2008","unstructured":"Shacham, A., Bergman, K., & Carloni, L. P. (2008). Photonic networks-on-chip for future generations of chip multiprocessors. IEEE Transactions on Computers,\n                           57(9), 1246\u20131260.","journal-title":"IEEE Transactions on Computers"},{"key":"1962_CR10","doi-asserted-by":"crossref","unstructured":"Pan, Y., Kumar, P., Kim, J., Memik, G., Zhang, Y., & Choudhary, A. (2009). Firefly: Illuminating future network-on-chip with nanophotonics. In Proceedings of the annual international symposium on computer architecture (pp. 429\u2013440), Texas, USA.","DOI":"10.1145\/1555815.1555808"},{"key":"1962_CR11","doi-asserted-by":"crossref","unstructured":"Chang, M. F., Cong, J., Kaplan, A., Naik, M., Reinman, G., Socher, E., et al. (2008). CMP network-on-chip overlaid with multi-band RF-interconnect. In High performance computer architecture (HPCA) (pp. 191\u2013202), Salt Lake City, UT, USA.","DOI":"10.1109\/HPCA.2008.4658639"},{"issue":"10","key":"1962_CR12","doi-asserted-by":"publisher","first-page":"1485","DOI":"10.1109\/TC.2010.176","volume":"60","author":"A Ganguly","year":"2011","unstructured":"Ganguly, A., Chang, K., Deb, S., Pande, P. P., Belzer, B., & Teuscher, C. (2011). Scalable hybrid wireless network-on-chip architectures for multicore systems. IEEE Transactions on Computers,\n                           60(10), 1485\u20131502.","journal-title":"IEEE Transactions on Computers"},{"issue":"2","key":"1962_CR13","doi-asserted-by":"publisher","first-page":"228","DOI":"10.1109\/JETCAS.2012.2193835","volume":"2","author":"S Deb","year":"2012","unstructured":"Deb, S., Ganguly, A., Pande, P. P., Belzer, B., & Heo, D. (2012). Wireless NoC as interconnection backbone for multicore chips: Promises and challenges. IEEE Journal on Emerging and Selected Topics in Circuits and Systems,\n                           2(2), 228\u2013239.","journal-title":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems"},{"issue":"12","key":"1962_CR14","doi-asserted-by":"publisher","first-page":"2382","DOI":"10.1109\/TC.2012.224","volume":"62","author":"S Deb","year":"2013","unstructured":"Deb, S., Chang, K., Yu, X., Sah, S. P., Cosic, M., Ganguly, A., et al. (2013). Design of an energy-efficient CMOS-compatible NoC architecture with millimeter-wave wireless interconnects. IEEE Transactions on Computers,\n                           62(12), 2382\u20132396.","journal-title":"IEEE Transactions on Computers"},{"issue":"3","key":"1962_CR15","first-page":"23","volume":"8","author":"K Chang","year":"2012","unstructured":"Chang, K., Deb, S., Ganguly, A., Yu, X., Sah, S. P., Pande, P. P., et al. (2012). Performance evaluation and design trade-offs for wireless network-on-chip architectures. ACM Journal on Emerging Technologies in Computing Systems (JETC),\n                           8(3), 23.","journal-title":"ACM Journal on Emerging Technologies in Computing Systems (JETC)"},{"key":"1962_CR16","unstructured":"Wettin, P., Murray, J., Kim, R., Yu, X., Pande, P. P., & Heo, D. (2014). Performance evaluation of wireless NoCs in presence of irregular network routing strategies. In Design, automation and test in Europe conference and exhibition (DATE) (pp. 1\u20136), Dresden, Germany."},{"issue":"4","key":"1962_CR17","first-page":"45","volume":"12","author":"A Dehghani","year":"2016","unstructured":"Dehghani, A., & Jamshidi, K. (2016). A novel approach to optimize fault-tolerant hybrid wireless network-on-chip architectures. ACM Journal on Emerging Technologies in Computing Systems (JETC),\n                           12(4), 45.","journal-title":"ACM Journal on Emerging Technologies in Computing Systems (JETC)"},{"issue":"8","key":"1962_CR18","doi-asserted-by":"publisher","first-page":"3116","DOI":"10.1007\/s11227-015-1430-z","volume":"71","author":"A Dehghani","year":"2015","unstructured":"Dehghani, A., & Jamshidi, K. (2015). A fault-tolerant hierarchical hybrid mesh-based wireless network-on-chip architecture for multicore platforms. The Journal of Supercomputing,\n                           71(8), 3116\u20133148.","journal-title":"The Journal of Supercomputing"},{"issue":"7","key":"1962_CR19","doi-asserted-by":"publisher","first-page":"693","DOI":"10.1109\/TVLSI.2006.878263","volume":"14","author":"UY Ogras","year":"2006","unstructured":"Ogras, U. Y., & Marculescu, R. (2006). It\u2019s a small world after all: NoC performance optimization via long-range link insertion. IEEE Transactions on Very Large Scale Integration (VLSI) Systems,\n                           14(7), 693\u2013706.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"1962_CR20","first-page":"1","volume":"1","author":"B Bahrami","year":"2017","unstructured":"Bahrami, B., Jamali, M. A. J., & Saeidi, S. (2017). A hierarchical architecture based on traveling salesman problem for hybrid wireless network-on-chip. Wireless Networks, 1, 1\u201314.","journal-title":"Wireless Networks"},{"issue":"7","key":"1962_CR21","doi-asserted-by":"publisher","first-page":"555","DOI":"10.1016\/j.micpro.2011.10.002","volume":"36","author":"C Wang","year":"2012","unstructured":"Wang, C., Hu, W. H., & Bagherzadeh, N. (2012). A load-balanced congestion-aware wireless network-on-chip design for multi-core platforms. Microprocessors and Microsystems,\n                           36(7), 555\u2013570.","journal-title":"Microprocessors and Microsystems"},{"issue":"8","key":"1962_CR22","doi-asserted-by":"publisher","first-page":"2830","DOI":"10.1007\/s11227-014-1341-4","volume":"71","author":"HW Hu","year":"2015","unstructured":"Hu, H. W., Wang, C., & Bagherzadeh, N. (2015). Design and analysis of a mesh-based wireless network-on-chip. The Journal of Supercomputing,\n                           71(8), 2830\u20132846.","journal-title":"The Journal of Supercomputing"},{"key":"1962_CR23","unstructured":"Rezaei, A., Safaei, F., Daneshtalab, M., & Tenhunen, H. (2014). HiWA: A hierarchical wireless network-on-chip architecture. In: Conference on high performance computing & simulation (HPCS) (pp. 499\u2013505), Bologna, Italy."},{"key":"1962_CR24","doi-asserted-by":"publisher","first-page":"225","DOI":"10.1016\/j.compeleceng.2015.10.007","volume":"51","author":"A Rezaei","year":"2016","unstructured":"Rezaei, A., Daneshtalab, M., Safaei, F., & Zhao, D. (2016). Hierarchical approach for hybrid wireless network-on-chip in many-core era. Computers & Electrical Engineering,\n                           51, 225\u2013234.","journal-title":"Computers & Electrical Engineering"},{"key":"1962_CR25","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1016\/j.micpro.2017.05.014","volume":"52","author":"A Rezaei","year":"2017","unstructured":"Rezaei, A., Daneshtalab, M., & Zhao, D. (2017). CAP-W: Congestion-aware platform for wireless-based network-on-chip in many-core era. Microprocessors and Microsystems,\n                           52, 23\u201333.","journal-title":"Microprocessors and Microsystems"},{"issue":"9","key":"1962_CR26","doi-asserted-by":"publisher","first-page":"1230","DOI":"10.1109\/TC.2008.86","volume":"57","author":"D Zhao","year":"2008","unstructured":"Zhao, D., & Wang, Y. (2008). SD-MAC: Design and synthesis of a hardware-efficient collision-free QoS-aware MAC protocol for wireless network-on-chip. IEEE Transactions on Computers,\n                           57(9), 1230\u20131245.","journal-title":"IEEE Transactions on Computers"},{"key":"1962_CR27","doi-asserted-by":"crossref","unstructured":"Afsharmazayejani, R., Yazdanpanah, F., Rezaei, A., Alaei, M., & Daneshtalab, M. (2018). HoneyWiN: Novel honeycomb-based wireless NoC architecture in many-core era. In International symposium on applied reconfigurable computing (ARC) (pp. 304\u2013316).","DOI":"10.1007\/978-3-319-78890-6_25"},{"key":"1962_CR28","doi-asserted-by":"crossref","unstructured":"Kumar, A., Peh, L. S., & Jha, N. K. (2008). Token flow control. In Proceedings of the international symposium on microarchitecture (pp. 342\u2013353).","DOI":"10.1109\/MICRO.2008.4771803"},{"issue":"2","key":"1962_CR29","doi-asserted-by":"publisher","first-page":"38","DOI":"10.3390\/jlpea5020038","volume":"5","author":"M Palesi","year":"2015","unstructured":"Palesi, M., Collotta, M., Mineo, A., & Catania, V. (2015). An efficient radio access control mechanism for wireless network-on-chip architectures. Journal of Low Power Electronics and Applications,\n                           5(2), 38\u201356.","journal-title":"Journal of Low Power Electronics and Applications"},{"key":"1962_CR30","doi-asserted-by":"crossref","unstructured":"Ganguly, A., Wettin, P., Chang, K., & Pande, P. (2011). Complex network inspired fault-tolerant NoC architectures with wireless links. In International symposium on networks on chip (NoCS) (pp. 169\u2013176), Pittsburgh, Pennsylvania.","DOI":"10.1145\/1999946.1999974"},{"issue":"1","key":"1962_CR31","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1145\/2953878","volume":"27","author":"V Catania","year":"2016","unstructured":"Catania, V., Mineo, A., Monteleone, S., Palesi, M., & Patti, D. (2016). Cycle-accurate network on chip simulation with noxim. ACM Transactions on Modeling and Computer Simulation (TOMACS),\n                           27(1), 4.","journal-title":"ACM Transactions on Modeling and Computer Simulation (TOMACS)"}],"container-title":["Wireless Networks"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11276-019-01962-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11276-019-01962-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11276-019-01962-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,21]],"date-time":"2020-02-21T00:16:40Z","timestamp":1582244200000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11276-019-01962-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2,21]]},"references-count":31,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2019,8]]}},"alternative-id":["1962"],"URL":"https:\/\/doi.org\/10.1007\/s11276-019-01962-3","relation":{},"ISSN":["1022-0038","1572-8196"],"issn-type":[{"value":"1022-0038","type":"print"},{"value":"1572-8196","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,2,21]]},"assertion":[{"value":"21 February 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}