{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T11:24:27Z","timestamp":1764588267630,"version":"3.37.3"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2022,1,11]],"date-time":"2022-01-11T00:00:00Z","timestamp":1641859200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,1,11]],"date-time":"2022-01-11T00:00:00Z","timestamp":1641859200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61874157"],"award-info":[{"award-number":["61874157"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Wireless Netw"],"published-print":{"date-parts":[[2022,2]]},"DOI":"10.1007\/s11276-021-02882-x","type":"journal-article","created":{"date-parts":[[2022,1,11]],"date-time":"2022-01-11T18:25:01Z","timestamp":1641925501000},"page":"505-520","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["DCBuf: a high-performance wireless network-on-chip architecture with distributed wireless interconnects and centralized buffer sharing"],"prefix":"10.1007","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7492-0542","authenticated-orcid":false,"given":"Chenglong","family":"Sun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiming","family":"Ouyang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yingchun","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,1,11]]},"reference":[{"key":"2882_CR1","doi-asserted-by":"crossref","unstructured":"Borkar, S. (2007). Thousand core chips: a technology perspective. Proceedings of the 44th annual design automation conference, pp 746\u2013749","DOI":"10.1145\/1278480.1278667"},{"key":"2882_CR2","unstructured":"Dally, W. J., & Towles, B. P. (2004). Principles and practices of interconnection networks. Elsevier."},{"key":"2882_CR3","doi-asserted-by":"crossref","unstructured":"Ogras, U. Y. (2013). Dissertation: Modeling, analysis and optimization of network-on-chip. dissertations & theses gradworks.","DOI":"10.1007\/978-94-007-3958-1"},{"issue":"2","key":"2882_CR4","doi-asserted-by":"publisher","first-page":"228","DOI":"10.1109\/JETCAS.2012.2193835","volume":"2","author":"S Deb","year":"2012","unstructured":"Deb, S., Ganguly, A., Pande, P. P., et al. (2012). Wireless NoC as interconnection backbone for multicore chips: Promises and challenges. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2(2), 228\u2013239.","journal-title":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems"},{"issue":"10","key":"2882_CR5","doi-asserted-by":"publisher","first-page":"1485","DOI":"10.1109\/TC.2010.176","volume":"60","author":"A Ganguly","year":"2010","unstructured":"Ganguly, A., Chang, K., Deb, S., et al. (2010). Scalable hybrid wireless network-on-chip architectures for multicore systems. IEEE Transactions on Computers, 60(10), 1485\u20131502.","journal-title":"IEEE Transactions on Computers"},{"issue":"6","key":"2882_CR6","doi-asserted-by":"publisher","first-page":"398","DOI":"10.1109\/LPT.2008.916912","volume":"20","author":"BG Lee","year":"2008","unstructured":"Lee, B. G., Chen, X., Biberman, A., et al. (2008). Ultrahigh-bandwidth silicon photonic nanowire waveguides for on-chip networks. IEEE Photonics Technology Letters, 20(6), 398\u2013400.","journal-title":"IEEE Photonics Technology Letters"},{"issue":"11","key":"2882_CR7","doi-asserted-by":"publisher","first-page":"3177","DOI":"10.1109\/TCAD.2020.3012170","volume":"39","author":"Y Wu","year":"2020","unstructured":"Wu, Y., Liu, L., Wang, L., et al. (2020). Aggressive Fine-Grained Power Gating of NoC Buffers. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 39(11), 3177\u20133189.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2882_CR8","first-page":"333","volume":"2006","author":"CA Nicopoulos","year":"2006","unstructured":"Nicopoulos, C. A., Park, D., Kim, J., ViChaR: A dynamic virtual channel regulator for network-on-chip routers., et al. (2006). 39th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201906). IEEE, 2006, 333\u2013346.","journal-title":"IEEE"},{"key":"2882_CR9","doi-asserted-by":"crossref","unstructured":"Chen, X., Peh, L.S. (2003). Leakage power modeling and optimization in interconnection networks [C]. Proceedings of the 2003 international symposium on Low power electronics and design, pp. 90\u201395.","DOI":"10.1145\/871506.871531"},{"issue":"6","key":"2882_CR10","doi-asserted-by":"publisher","first-page":"1603","DOI":"10.1109\/TPDS.2015.2468716","volume":"27","author":"D Zoni","year":"2015","unstructured":"Zoni, D., Flich, J., & Fornaciari, W. (2015). Cutbuf: Buffer management and router design for traffic mixing in vnet-based nocs. IEEE Transactions on Parallel and Distributed Systems, 27(6), 1603\u20131616.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"2882_CR11","doi-asserted-by":"crossref","unstructured":"Ye, T. T., Micheli, G. D., & Benini, L. (2002). Analysis of power consumption on switch fabrics in network routers. Proceedings of the 39th annual design automation conference, pp. 524\u2013529.","DOI":"10.1145\/513918.514051"},{"key":"2882_CR12","doi-asserted-by":"crossref","unstructured":"Grot, B., Hestness, J., Keckler, S. W., et al. (2009). Express cube topologies for on-chip interconnects. 2009 IEEE 15th international symposium on high performance computer architecture. IEEE, pp. 163\u2013174.","DOI":"10.1109\/HPCA.2009.4798251"},{"key":"2882_CR13","doi-asserted-by":"crossref","unstructured":"Kim, J., Park, D., Theocharides, T, et al. (2005). A low latency router supporting adaptivity for on-chip interconnects. Proceedings 42nd design automation conference, 2005. IEEE, pp. 559\u2013564.","DOI":"10.1145\/1065579.1065726"},{"key":"2882_CR14","doi-asserted-by":"publisher","first-page":"92","DOI":"10.1016\/j.vlsi.2020.01.005","volume":"72","author":"A Jain","year":"2020","unstructured":"Jain, A., Laxmi, V., Tripathi, M., et al. (2020). TRACK: An algorithm for fault-tolerant, dynamic and scalable 2D mesh network-on-chip routing reconfiguration. Integration, 72, 92\u2013110.","journal-title":"Integration"},{"key":"2882_CR15","doi-asserted-by":"crossref","unstructured":"Peh, L. S., & Dally, W. J. (2001). A delay model and speculative architecture for pipelined routers. Proceedings HPCA seventh international symposium on high-performance computer architecture. IEEE, pp. 255\u2013266.","DOI":"10.1109\/HPCA.2001.903268"},{"issue":"1","key":"2882_CR16","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/40.566196","volume":"17","author":"M Galles","year":"1997","unstructured":"Galles, M. (1997). Spider: A high-speed network interconnect. IEEE Micro, 17(1), 34\u201339.","journal-title":"IEEE Micro"},{"key":"2882_CR17","doi-asserted-by":"crossref","unstructured":"Shi, W., Xu, W., Ren, H., et al. (2011). A novel shared-buffer router for network-on-chip based on Hierarchical Bit-line Buffer. 2011 IEEE 29th international conference on computer design (ICCD). IEEE, pp. 267\u2013272.","DOI":"10.1109\/ICCD.2011.6081407"},{"key":"2882_CR18","doi-asserted-by":"crossref","unstructured":"Huang, T. C., Ogras, U. Y., & Marculescu, R. (2007). Virtual channels planning for networks-on-chip. 8th International symposium on quality electronic design (ISQED'07). IEEE, pp. 879\u2013884.","DOI":"10.1109\/ISQED.2007.169"},{"key":"2882_CR19","doi-asserted-by":"crossref","unstructured":"Rezazad, M., & Sarbazi-Azad, H. (2005). The effect of virtual channel organization on the performance of interconnection networks. 19th IEEE international parallel and distributed processing symposium. IEEE, 8 pp.","DOI":"10.1109\/IPDPS.2005.427"},{"key":"2882_CR20","doi-asserted-by":"crossref","unstructured":"Concatto, C., Kologeski, A., Carro, L., et al. (2011). Two-levels of adaptive buffer for virtual channel router in nocs. 2011 IEEE\/IFIP 19th international conference on VLSI and system-on-chip. IEEE, pp. 302\u2013307.","DOI":"10.1109\/VLSISoC.2011.6081596"},{"key":"2882_CR21","doi-asserted-by":"crossref","unstructured":"Seitanidis, I., Psarras, A., Chrysanthou, K., et al. (2015). ElastiStore: Flexible elastic buffering for virtual-channel-based networks on chip. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23(12), 3015\u20133028.","DOI":"10.1109\/TVLSI.2014.2383442"},{"issue":"4","key":"2882_CR22","doi-asserted-by":"publisher","first-page":"922","DOI":"10.1109\/TCAD.2019.2907909","volume":"39","author":"N Jindal","year":"2019","unstructured":"Jindal, N., Gupta, S., Ravipati, D. P., et al. (2019). Enhancing Network-on-Chip performance by reusing trace buffers. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 39(4), 922\u2013935.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2882_CR23","doi-asserted-by":"crossref","unstructured":"Nguyen, S. T., & Oyanagi, S. (2010). A low cost single-cycle router based on virtual output queuing for on-chip networks. 2010 13th Euromicro conference on digital system design: Architectures, methods and tools. IEEE, pp. 60\u201367.","DOI":"10.1109\/DSD.2010.15"},{"issue":"9","key":"2882_CR24","doi-asserted-by":"publisher","first-page":"1230","DOI":"10.1109\/TC.2008.86","volume":"57","author":"D Zhao","year":"2008","unstructured":"Zhao, D., & Wang, Y. (2008). SD-MAC: Design and synthesis of a hardware-efficient collision-free QoS-aware MAC protocol for wireless network-on-chip. IEEE Transactions on Computers, 57(9), 1230\u20131245.","journal-title":"IEEE Transactions on Computers"},{"issue":"3","key":"2882_CR25","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2287696.2287706","volume":"8","author":"K Chang","year":"2012","unstructured":"Chang, K., Deb, S., Ganguly, A., et al. (2012). Performance evaluation and design trade-offs for wireless network-on-chip architectures. ACM Journal on Emerging Technologies in Computing Systems (JETC), 8(3), 1\u201325.","journal-title":"ACM Journal on Emerging Technologies in Computing Systems (JETC)"},{"key":"2882_CR26","doi-asserted-by":"crossref","unstructured":"Lee, S. B., Tam, S. W., Pefkianakis, I., et al. (2009). A scalable micro wireless interconnect structure for CMPs. Proceedings of the 15th annual international conference on Mobile computing and networking, pp. 217\u2013228.","DOI":"10.1145\/1614320.1614345"},{"key":"2882_CR27","doi-asserted-by":"crossref","unstructured":"DiTomaso, D., Kodi, A., Kaya, S., et al. (2011). iWISE: Inter-router wireless scalable express channels for network-on-chips (NoCs) architecture. 2011 IEEE 19th annual symposium on high performance interconnects. IEEE, pp. 11\u201318.","DOI":"10.1109\/HOTI.2011.12"},{"issue":"4","key":"2882_CR28","doi-asserted-by":"publisher","first-page":"382","DOI":"10.1109\/TSUSC.2017.2742219","volume":"2","author":"HK Mondal","year":"2017","unstructured":"Mondal, H. K., et al. (2017). Adaptive multi-voltage scaling with utilization prediction for energy-efficient wireless noc. IEEE Transactions on Sustainable Computing, 2(4), 382\u2013395.","journal-title":"IEEE Transactions on Sustainable Computing"},{"issue":"3","key":"2882_CR29","doi-asserted-by":"publisher","first-page":"628","DOI":"10.1109\/TPDS.2017.2764901","volume":"29","author":"S Abadal","year":"2017","unstructured":"Abadal, S., et al. (2017). OrthoNoC: A broadcast-oriented dual-plane wireless network-on-chip architecture. IEEE Transactions on Parallel and Distributed Systems, 29(3), 628\u2013641.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"issue":"12","key":"2882_CR30","doi-asserted-by":"publisher","first-page":"3289","DOI":"10.1109\/TPDS.2014.2383384","volume":"26","author":"D DiTomaso","year":"2014","unstructured":"DiTomaso, D., et al. (2014). A-winoc: Adaptive wireless network-on-chip architecture for chip multiprocessors. IEEE Transactions on Parallel and Distributed Systems, 26(12), 3289\u20133302.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"issue":"1","key":"2882_CR31","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2953878","volume":"27","author":"V Catania","year":"2016","unstructured":"Catania, V., et al. (2016). Cycle-accurate network on chip simulation with noxim. ACM Transactions on Modeling and Computer Simulation (TOMACS), 27(1), 1\u201325.","journal-title":"ACM Transactions on Modeling and Computer Simulation (TOMACS)"},{"issue":"12","key":"2882_CR32","doi-asserted-by":"publisher","first-page":"2382","DOI":"10.1109\/TC.2012.224","volume":"62","author":"S Deb","year":"2012","unstructured":"Deb, S., et al. (2012). Design of an energy-efficient CMOS-compatible NoC architecture with millimeter-wave wireless interconnects. IEEE Transactions on Computers, 62(12), 2382\u20132396.","journal-title":"IEEE Transactions on Computers"}],"container-title":["Wireless Networks"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11276-021-02882-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11276-021-02882-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11276-021-02882-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,18]],"date-time":"2022-02-18T06:14:28Z","timestamp":1645164868000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11276-021-02882-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,1,11]]},"references-count":32,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2022,2]]}},"alternative-id":["2882"],"URL":"https:\/\/doi.org\/10.1007\/s11276-021-02882-x","relation":{},"ISSN":["1022-0038","1572-8196"],"issn-type":[{"type":"print","value":"1022-0038"},{"type":"electronic","value":"1572-8196"}],"subject":[],"published":{"date-parts":[[2022,1,11]]},"assertion":[{"value":"22 December 2021","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 January 2022","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have  no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"This article does not contain any studies with human participants or animals performed by any of the authors.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical standards"}}]}}