{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:14:07Z","timestamp":1758892447770},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2015,5,17]],"date-time":"2015-05-17T00:00:00Z","timestamp":1431820800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Wireless Pers Commun"],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1007\/s11277-015-2739-x","type":"journal-article","created":{"date-parts":[[2015,5,16]],"date-time":"2015-05-16T13:56:55Z","timestamp":1431784615000},"page":"305-323","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":11,"title":["PSP CO2: An Efficient Hardware Architecture for AES Algorithm for High Throughput"],"prefix":"10.1007","volume":"85","author":[{"given":"P.","family":"Karthigaikumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Anitha Christy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N. M.","family":"Siva Mangai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,5,17]]},"reference":[{"key":"2739_CR1","unstructured":"National Institute of Standards and Technology (NIST) (2001). Federal information processing standard publication 197, the Advanced Encryption Standard (AES)."},{"key":"2739_CR2","doi-asserted-by":"crossref","first-page":"347","DOI":"10.1016\/j.mejo.2010.04.004","volume":"41","author":"P Karthigaikumar","year":"2010","unstructured":"Karthigaikumar, P., & Baskaran, K. (2010). An ASIC implementation of low power and high throughput blowfish crypto algorithm. Microelectronics Journal, 41, 347\u2013355.","journal-title":"Microelectronics Journal"},{"key":"2739_CR3","first-page":"583","volume":"2","author":"G Rouvroy","year":"2004","unstructured":"Rouvroy, G., Standaert, F.-X., Quisquater, J.-J., & Legat, J.-D. (2004). Compact and efficient encryption\/decryption module for FPGA implementation of the AES Rijndael very well suited for small embedded applications. International Conference on Information Technology: Coding and Computing, 2, 583\u2013587.","journal-title":"International Conference on Information Technology: Coding and Computing"},{"key":"2739_CR4","doi-asserted-by":"crossref","unstructured":"Harrison, O., & Waldron, J. (2007). AES encryption implementation and analysis on commodity graphics processing units. In 9th workshop on cryptographic hardware and embedded systems (CHES 2007), (Vol. 4727, pp. 209\u2013226).","DOI":"10.1007\/978-3-540-74735-2_15"},{"key":"2739_CR5","unstructured":"Alma\u2019aitah, A., & Abid, Z. E. (2010). Area efficient high throughput sub-pipelined design of the AES in CMOS 180\u00a0nm. In 5th international conference on design and test workshop (IDT), (pp 31\u201336)."},{"key":"2739_CR6","unstructured":"Chang, C. J., Hu, C. W., Chang, K. H., Cheng Y. C., Hsieh, C. C. (2008). High throughput 32-bit AES implementation in FPGA. IEEE Asia Pacific conference on circuits and systems (APCCAS), (pp. 1806\u20131809)."},{"key":"2739_CR7","first-page":"4637","volume":"5","author":"H Li","year":"2005","unstructured":"Li, H., & Friggstad, Z. (2005). An efficient architecture for the AES mix columns operation. IEEE International Symposium on Circuits and Systems, 5, 4637\u20134640.","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"2739_CR8","doi-asserted-by":"crossref","unstructured":"Samiee, H., Atani, R. E., & Amindavar, H. (2011). A novel area-throughput optimized architecture for the AES algorithm. In International conference on electronic devices, systems and applications (ICEDSA), (pp. 29\u201332).","DOI":"10.1109\/ICEDSA.2011.5959055"},{"key":"2739_CR9","first-page":"22","volume":"6","author":"SK Reddy","year":"2011","unstructured":"Reddy, S. K., Saktivel, R., & Paneeth, P. (2011). VLSI implementation of AES crypto processor for high throughput. International Journal of Advanced Engineering Sciences and Technologies, 6, 22\u201326.","journal-title":"International Journal of Advanced Engineering Sciences and Technologies"},{"issue":"9","key":"2739_CR10","doi-asserted-by":"crossref","first-page":"957","DOI":"10.1109\/TVLSI.2004.832943","volume":"12","author":"X Zhang","year":"2004","unstructured":"Zhang, X., & Parhi, K. K. (2004). High speed VLSI architectures for the AES algorithm. IEEE Transactions on Very Large Scale Integration (VLSI) systems, 12(9), 957\u2013967.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) systems"},{"key":"2739_CR11","unstructured":"Kamal, A. A., & Youssef, A. M. (2008). An area optimized implementation of the advanced encryption standard. In International conference on microelectronics (pp 159\u2013162)."},{"issue":"3","key":"2739_CR12","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1109\/LES.2010.2052401","volume":"2","author":"I Hammad","year":"2010","unstructured":"Hammad, I., El-Sankary, K., & El-Masry, E. (2010). High speed AES encryptor with efficient merging techniques. IEEE Embedded Systems Letters, 2(3), 67\u201371.","journal-title":"IEEE Embedded Systems Letters"},{"issue":"6","key":"2739_CR13","first-page":"447","volume":"15","author":"CP Fan","year":"2008","unstructured":"Fan, C. P., & Hwang, J. K. (2008). FPGA implementations of high throughput sequential and fully pipelined AES algorithm. International Journal of Electrical Engineering, 15(6), 447\u2013455.","journal-title":"International Journal of Electrical Engineering"},{"key":"2739_CR14","doi-asserted-by":"crossref","unstructured":"Swankoski, E. J., Brooks, R. R., Narayanan, V., Kandemir, M., & Irwin, M. J. (2004). A parallel architecture for secure FPGA symmetric encryption. In Proceedings in 18th international symposium on parallel and distributed processing symposium (p. 132).","DOI":"10.1109\/IPDPS.2004.1303101"},{"key":"2739_CR15","doi-asserted-by":"crossref","first-page":"317","DOI":"10.1016\/j.micpro.2004.12.001","volume":"29","author":"SM Yoo","year":"2005","unstructured":"Yoo, S. M., Kotturi, D., Pan, D. W., & Blizzard, J. (2005). An AES crypto chip using a high speed parallel pipelined architecture. Microprocessors and Microsystems, 29, 317\u2013326.","journal-title":"Microprocessors and Microsystems"},{"key":"2739_CR16","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1016\/j.vlsi.2009.05.003","volume":"43","author":"JM Granado Criado","year":"2010","unstructured":"Granado Criado, J. M., Vega Rodriguez, M. A., Sanchez Perez, J. M., & Gomez Pulido, J. A. (2010). A new methodology to implement the AES algorithm using partial and dynamic reconfiguration. Integration the VLSI Journal, 43, 72\u201380.","journal-title":"Integration the VLSI Journal"},{"key":"2739_CR17","doi-asserted-by":"crossref","unstructured":"Jyrwa, B., & Paily, R. (2009). An area-throughput efficient FPGA implementation of block cipher aes algorithm. In International conference on advances in computing, control and telecommunication technologies (pp. 328\u2013332).","DOI":"10.1109\/ACT.2009.88"},{"key":"2739_CR18","doi-asserted-by":"crossref","unstructured":"Choi, H. S., Choi, J. H., & Kim, J. T. (2008). Low power AES design using parallel architecture. In International conference on convergence and hybrid information technology, (pp. 413\u2013416).","DOI":"10.1109\/ICHIT.2008.191"},{"key":"2739_CR19","unstructured":"Li, H., & Li, J. (2005). A high performance sub-pipelined architecture for AES. In IEEE International conference on computer design: VLSI in computers and processors (ICCD), (pp. 491\u2013496)."},{"key":"2739_CR20","unstructured":"Luo, A. W., Yi, Q. M., & Shi, M. (2011). Design and implementation of area-optimized AES based on FPGA. In International conference on business management and electronic information (BMEI), (pp. 743\u2013746)."},{"key":"2739_CR21","first-page":"239","volume":"2001","author":"A Satoh","year":"2001","unstructured":"Satoh, A., Morioka, S., Takano, K., & Munetoh, S. (2001). A compact Rijndael hardware architecture with S-box optimization. ASIACRYPT, 2001, 239\u2013254.","journal-title":"ASIACRYPT"},{"key":"2739_CR22","doi-asserted-by":"crossref","unstructured":"Anitha Christy, N., & Karthigaikumar, P. (2012). FPGA implementation of AES algorithm using Composite Field Arithmetic. In International conference on devices, circuits and systems (ICDCS\u201912), (pp. 713\u2013717).","DOI":"10.1109\/ICDCSyst.2012.6188783"},{"issue":"7","key":"2739_CR23","doi-asserted-by":"crossref","first-page":"856","DOI":"10.1109\/12.508323","volume":"45","author":"C Paar","year":"1996","unstructured":"Paar, C. (1996). A new architecture for a finite field multiplier with low complexity based on composite fields. IEEE Transactions on Computers, 45(7), 856\u2013861.","journal-title":"IEEE Transactions on Computers"},{"issue":"10","key":"2739_CR24","doi-asserted-by":"crossref","first-page":"1153","DOI":"10.1109\/TCSII.2006.882217","volume":"53","author":"X Zhang","year":"2006","unstructured":"Zhang, X., & Parhi, K. K. (2006). On the optimum constructions of composite field for the AES algorithm. IEEE Transactions on Circuits and Systems II: Express Briefs, 53(10), 1153\u20131157.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"2739_CR25","unstructured":"Savas, E., & Koc, C. K. (1999). Efficient methods for composite field arithmetic. Technical Report, Oregon State University (pp. 1\u201318)."},{"issue":"4","key":"2739_CR26","doi-asserted-by":"crossref","first-page":"767","DOI":"10.1109\/JSSC.2011.2108131","volume":"46","author":"SK Mathew","year":"2011","unstructured":"Mathew, S. K., Sheikh, F., Kounavis, M., Gueron, S., Agarwal, A., Hsu, S. K., et al. (2011). 53 Gbps GF(24)2 native composite-field AES-encrypt\/decrypt accelerator for content-protection in 45\u00a0nm high-performance microprocessors. IEEE Journal of Solid-State Circuits, 46(4), 767\u2013776.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"2739_CR27","doi-asserted-by":"crossref","unstructured":"Qu, S., Shou, G., Hu, Y., Guo, Z., & Qian, Z. (2009). High throughput, pipelined implementation of AES on FPGA. In International symposium on information engineering and electronic commerce, (pp. 542\u2013550) Ternopil, Ukraine.","DOI":"10.1109\/IEEC.2009.120"},{"key":"2739_CR28","doi-asserted-by":"crossref","unstructured":"Huang, J., Susilo, W., & Seberry, J. (2011). Repeated differential properties of the\u00a0AES-128 and AES-256 key schedules. In 10th international conference on trust, security and privacy in computing and communications (TrustCom), (pp. 525\u2013532).","DOI":"10.1109\/TrustCom.2011.68"},{"key":"2739_CR29","unstructured":"Kumari, M. S., Mahesh Kumar. D., & Rama Devi, Y. (2011). High throughput-less area efficient FPGA implementation of block cipher AES algorithm. In International conference on advanced computing, communication and networks, (pp. 484\u2013489)."},{"key":"2739_CR30","doi-asserted-by":"crossref","unstructured":"Qin, H., Sasao, T., & Iguchi, Y. (2005). An FPGA design of AES encryption circuit with 128-bit Keys. In Proceedings of the 15th ACM Great Lakes symposium on VLSI (GLSVLSI), (pp. 1\u20135).","DOI":"10.1145\/1057661.1057697"},{"key":"2739_CR31","doi-asserted-by":"crossref","unstructured":"Thongkhome, K., Thanavijitpun, C., & Choomchuay, S. (2011). A FPGA design of AES core architecture for portable hard disk. In 8th International conference on computer science and software engineering (ICSSE), (pp. 223\u2013228).","DOI":"10.1109\/JCSSE.2011.5930124"},{"key":"2739_CR32","unstructured":"Zhang, Y., & Wang, X. (2010). Pipelined implementation of AES encryption based on FPGA. In IEEE conference on information theory and information security (ICITIS), (pp. 170\u2013173)."},{"key":"2739_CR33","doi-asserted-by":"crossref","unstructured":"Iyer, N. C., Anandmohan, P. V., Poornaiah, D. V., & Kulkarni, V. D. (2006). High throughput, low cost, fully pipelined architecture for AES crypto chip. In India conference, annual IEEE, (pp. 1\u20136).","DOI":"10.1109\/INDCON.2006.302814"}],"container-title":["Wireless Personal Communications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-015-2739-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11277-015-2739-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-015-2739-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T13:18:22Z","timestamp":1559395102000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11277-015-2739-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5,17]]},"references-count":33,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2015,11]]}},"alternative-id":["2739"],"URL":"https:\/\/doi.org\/10.1007\/s11277-015-2739-x","relation":{},"ISSN":["0929-6212","1572-834X"],"issn-type":[{"value":"0929-6212","type":"print"},{"value":"1572-834X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,5,17]]}}}