{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T05:08:38Z","timestamp":1723698518676},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2016,11,4]],"date-time":"2016-11-04T00:00:00Z","timestamp":1478217600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Wireless Pers Commun"],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1007\/s11277-016-3858-8","type":"journal-article","created":{"date-parts":[[2016,11,4]],"date-time":"2016-11-04T12:27:23Z","timestamp":1478262443000},"page":"1433-1449","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["High Throughput AES Algorithm Using Parallel Subbytes and MixColumn"],"prefix":"10.1007","volume":"95","author":[{"given":"S.","family":"Sridevi Sathya Priya","sequence":"first","affiliation":[]},{"given":"P.","family":"KarthigaiKumar","sequence":"additional","affiliation":[]},{"given":"N. M.","family":"Sivamangai","sequence":"additional","affiliation":[]},{"given":"V.","family":"Rejula","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,11,4]]},"reference":[{"key":"3858_CR1","unstructured":"Thakur, J., & Kumar, N. (2011). DES, AES and Blowfish: Symmetric key cryptography algorithms simulation based performance. Analysis International Journal of Emerging Technology and Advanced Engineering (ISSN 2250-2459) 1(2)."},{"key":"3858_CR2","first-page":"58","volume-title":"Cryptography and Network Security","author":"W Stallings","year":"2005","unstructured":"Stallings, W. (2005). Cryptography and Network Security (4th ed., pp. 58\u2013309). Upper Saddle River: Prentice Hall.","edition":"4"},{"issue":"2","key":"3858_CR3","first-page":"292","volume":"2","author":"SM Seth","year":"2011","unstructured":"Seth, S. M., & Mishra, R. (2011). Comparative analysis of encryption algorithms for data communication. IJCST, 2(2), 292\u2013294.","journal-title":"IJCST"},{"key":"3858_CR4","unstructured":"National Inst. of Standards and Technology (NIST) (2001). Federal information processing standard publication 197, the Advanced Encryption Standard (AES)."},{"key":"3858_CR5","doi-asserted-by":"crossref","first-page":"347","DOI":"10.1016\/j.mejo.2010.04.004","volume":"41","author":"K Karthigaikumar","year":"2010","unstructured":"Karthigaikumar, K., & Baskaran, K. (2010). An ASIC implementation of low power and high throughput blowfish crypto algorithm. Microelectronics Journal, 41, 347\u2013355.","journal-title":"Microelectronics Journal"},{"key":"3858_CR6","first-page":"43","volume":"3","author":"Z Medien","year":"2010","unstructured":"Medien, Z., Machhout, M., Bouallegue, B., Khriji, L., Baganne, A., & Tourki, R. (2010). Design and Hardware Implementation of QoSS-AES Processor for Multimedia applications. Transactions on data Privacy, 3, 43\u201364.","journal-title":"Transactions on data Privacy"},{"issue":"9","key":"3858_CR7","doi-asserted-by":"crossref","first-page":"957","DOI":"10.1109\/TVLSI.2004.832943","volume":"12","author":"X Zhang","year":"2004","unstructured":"Zhang, X., & Parhi, K. K. (2004). High-speed VLSI architectures for the AES algorithm. IEEE Transactions on Very Large Scale Integration (VLSI) Systems., 12(9), 957\u2013967.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems."},{"key":"3858_CR8","unstructured":"Wadia, S.M., Zainala, N., Morioka, S., & Satoh, A. (2003). An optimized S-Box circuit architecture for low power AES design. CHES 2002, LNCS 2523 (pp. 172\u2013186). Berlin: Springer."},{"key":"3858_CR9","doi-asserted-by":"crossref","unstructured":"Abd-El-Barr, M. M., & Al-Farhan, A. (2014). A Highly Parallel Area Efficient S-Box Architecture for AES Byte-Substitution. IACSIT International Journal of Engineering and Technology, 6(5).","DOI":"10.7763\/IJET.2014.V6.724"},{"key":"3858_CR10","doi-asserted-by":"crossref","unstructured":"Wong, M. M., & Wong, M. L. D. (2010). A high throughput low power compact AES S-box implementation using composite field arithmetic and algebraic normal form representation. In Proceedings Of 2nd Asia IEEE Symposium on Quality Electronic Design (pp. 318\u2013323).","DOI":"10.1109\/ASQED.2010.5548317"},{"key":"3858_CR11","doi-asserted-by":"crossref","unstructured":"Canright, D. (2005). A very compact S-Box for AES. In Cryptographic hardware and embedded systems\u2014CHES (pp. 441\u2013455). Berlin: Springer.","DOI":"10.21236\/ADA434781"},{"key":"3858_CR12","unstructured":"McLoone, M., & McCanny, J. V. (2001). Highperformance single-chip FPGA Rijndael algorithm implementations. In Proceeding of 3rd Cryptographic Hardware and Embedded Systems (CHES) (Vol. 2162, pp. 65\u201376)."},{"key":"3858_CR13","first-page":"365","volume":"14","author":"A Ibrahim","year":"2015","unstructured":"Ibrahim, A. (2015). FPGA-based Hardware Implementation of Compact AES Encryption Hardware Core. WSEAS Transactions on Circuits and Systems, 14, 365\u2013372.","journal-title":"WSEAS Transactions on Circuits and Systems"},{"key":"3858_CR14","unstructured":"Priya, S. S., Karthigaikumar, P., Mangai, N. M. S & Das, P. K. G. \u201cAn efficient hardware architecture for high throughput AES encryptor using MUX based sub pipelined S-Box\u201d An International Journal of Wireless Personal Communications-Springer pp. 1\u201315."},{"key":"3858_CR15","unstructured":"Parmar, N. D., & Kadam, P. (2015). \u201cHigh speed architecture implementation of AES using FPGA\u201d International Journal of Computer Applications (0975 \u2013 8887), pp. 31\u201334."},{"key":"3858_CR16","doi-asserted-by":"crossref","unstructured":"Wadi, S. M., & Zainal, N. (2013). Rapid encryption method based on AES algorithm for grey scale HD image encryption. In Elsevier proceedings of the 4th international conference on electrical engineering and informatics (ICEEI 2013) (pp. 52\u201357). Elsevier.","DOI":"10.1016\/j.protcy.2013.12.161"},{"key":"3858_CR17","volume-title":"An AES crypto chip using a high-speed parallel pipelined architecture","author":"SM Yoo","year":"2005","unstructured":"Yoo, S. M., Kotturi, D., Pan, D. W., & Blizzard, J. (2005). An AES crypto chip using a high-speed parallel pipelined architecture. Amsterdam: Elsevier."},{"issue":"4","key":"3858_CR18","doi-asserted-by":"crossref","first-page":"366","DOI":"10.1109\/TC.2006.49","volume":"55","author":"A Hodjat","year":"2006","unstructured":"Hodjat, A., & Verbauwhede, I. (2006). Area-throughput trade-offs for fully pipelined 30 to 70 Gbits\/s AES processors. IEEE Transactions on Computers, 55(4), 366\u2013372.","journal-title":"IEEE Transactions on Computers"},{"key":"3858_CR19","doi-asserted-by":"crossref","unstructured":"Iyer, N. C., Anandmohan, P. V., Poornaiah, D. V., & Kulkarni V. D. (2006). High throughput, low cost, fully pipelined architecture for AES crypto chip (pp. 1\u20136). IEEE IC2006.","DOI":"10.1109\/INDCON.2006.302814"},{"key":"3858_CR20","doi-asserted-by":"crossref","unstructured":"Wang, S. S., & Ni, W. S. (2004). An Efficient FPGA implementation of advanced encryption. Standard algorithm. In Proceedings of IEEE international symposium on circuits and systems, May 23\u201326, 2004.","DOI":"10.1109\/ISCAS.2004.1329342"},{"issue":"2","key":"3858_CR21","first-page":"125","volume":"42","author":"X Zhang","year":"2015","unstructured":"Zhang, X., Yan, G., & Dong, L. (2015). Hardware implementation of compact AES S-box. IAENG International Journal of Computer Science, 42(2), 125\u2013131.","journal-title":"IAENG International Journal of Computer Science"},{"key":"3858_CR22","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1016\/j.vlsi.2009.05.003","volume":"43","author":"JM Granado Criado","year":"2010","unstructured":"Granado Criado, J. M., Vega Rodriguez, M. A., Sanchez Perez, J. M., & Gomez Pulido, J. A. (2010). A new methodology to implement the AES algorithm using partial and dynamic reconfiguration. Integration, 43, 72\u201380.","journal-title":"Integration"},{"issue":"1","key":"3858_CR23","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1007\/s11277-015-2739-x","volume":"85","author":"P Karthigaikumar","year":"2015","unstructured":"Karthigaikumar, P., Christy, N. A., & Mangai, N. S. (2015). PSP CO2: An efficient hardware architecture for AES algorithm for high throughput. Wireless Personal Communications, 85(1), 305\u2013323.","journal-title":"Wireless Personal Communications"},{"key":"3858_CR24","doi-asserted-by":"crossref","unstructured":"Su, C. P., Lin, T. F., Huang, C. T., & Wu, C. W. (2003). A high-throughput low-cost AES processor. IEEE Communications Magazine, 41(12), 86\u201391.","DOI":"10.1109\/MCOM.2003.1252803"},{"issue":"6","key":"3858_CR25","first-page":"447","volume":"15","author":"CP Fan","year":"2008","unstructured":"Fan, C. P., & Hwang, J. K. (2008). FPGA implementations of high throughput sequential and fully pipelined AES algorithm. Proceedings of International Journal of Electrical Engineering, 15(6), 447\u2013455.","journal-title":"Proceedings of International Journal of Electrical Engineering"},{"key":"3858_CR26","doi-asserted-by":"crossref","unstructured":"Satoh, A., Morioka, S., Takano, K., & Munetoh, S. (2001). \u201cA compact Rijndael hardware architecture with S-Box optimization\u201d Proc. Advances in Cryptology, ASIACRYPT, pp. 239\u2013254.","DOI":"10.1007\/3-540-45682-1_15"},{"issue":"3","key":"3858_CR27","doi-asserted-by":"crossref","first-page":"536","DOI":"10.1109\/TC.2011.251","volume":"62","author":"B Liu","year":"2013","unstructured":"Liu, B., & Baas, B. M. (2013). Parallel AES Encryption Engines for Many-Core Processor Arrays. IEEE Transactions on Computers, 62(3), 536\u2013547.","journal-title":"IEEE Transactions on Computers"},{"issue":"4","key":"3858_CR28","first-page":"173","volume":"3","author":"K Rahimunnisa","year":"2013","unstructured":"Rahimunnisa, K., Karthigaikumar, P., Christy, N. A., Kumar, S. S., & Jayakumar, J. (2013). PSP: Parallel sub-pipelined architecture for high throughput AES on FPGA and ASIC. Central European Journal of Computer Science, 3(4), 173\u2013186.","journal-title":"Central European Journal of Computer Science"},{"key":"3858_CR29","unstructured":"Zhang, Y., & Wang, X. (2010). \u201cPipelined implementation of AES encryption based on FPGA\u201d, IEEE Conference on Information Theory and Information Security (ICITIS), Beijing, 17\u201319."},{"key":"3858_CR30","doi-asserted-by":"crossref","unstructured":"Hodjat, A., & Verbauwhede, I. (2004). \u201cA 21.54 Gbits\/s Fully Pipelined AES Processor on FPGA,\u201d in Proc. of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 308\u2013309.","DOI":"10.1109\/FCCM.2004.1"},{"key":"3858_CR31","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1049\/iet-ifs:20060059","volume":"1","author":"T Good","year":"2007","unstructured":"Good, T., & Benaissa, M. (2007). Pipelined AES on FPGA with support for feedback modes (in a multi-channel environment). IET Information Security, 1, 1\u201310.","journal-title":"IET Information Security"},{"issue":"2","key":"3858_CR32","first-page":"53","volume":"1","author":"G Singh","year":"2011","unstructured":"Singh, G., & Mehra, R. (2011). FPGA based high speed and area efficient AES encryption for data security. International Journal of Research and Innovation in Computer Engineering, 1(2), 53\u201356.","journal-title":"International Journal of Research and Innovation in Computer Engineering"}],"container-title":["Wireless Personal Communications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11277-016-3858-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-016-3858-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-016-3858-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,15]],"date-time":"2019-09-15T04:55:06Z","timestamp":1568523306000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11277-016-3858-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,4]]},"references-count":32,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2017,7]]}},"alternative-id":["3858"],"URL":"https:\/\/doi.org\/10.1007\/s11277-016-3858-8","relation":{},"ISSN":["0929-6212","1572-834X"],"issn-type":[{"value":"0929-6212","type":"print"},{"value":"1572-834X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,11,4]]}}}