{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,11]],"date-time":"2026-05-11T20:37:46Z","timestamp":1778531866418,"version":"3.51.4"},"reference-count":14,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2016,11,21]],"date-time":"2016-11-21T00:00:00Z","timestamp":1479686400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Wireless Pers Commun"],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1007\/s11277-016-3897-1","type":"journal-article","created":{"date-parts":[[2016,11,21]],"date-time":"2016-11-21T11:12:12Z","timestamp":1479726732000},"page":"365-373","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":12,"title":["Low Power Synthesis and Validation of an Embedded Multiplier for FPGA Based Wireless Communication Systems"],"prefix":"10.1007","volume":"95","author":[{"given":"Gaurav","family":"Verma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manish","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijay","family":"Khare","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,11,21]]},"reference":[{"key":"3897_CR1","unstructured":"Deng, L., Sobti, K., Chakrabarti, C., (2011). Accurate models for estimating area and power of FPGA implementations. In Proceedings of IEEE International Conference on Acoustics Speech and Signal Processing, (pp. 1417\u20131420)."},{"issue":"5","key":"3897_CR2","doi-asserted-by":"crossref","first-page":"835","DOI":"10.1109\/TVLSI.2009.2015326","volume":"18","author":"R Jevtic","year":"2010","unstructured":"Jevtic, R., & Carreras, C. (2010). Power estimation of embedded multiplier blocks in FPGAs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 18(5), 835\u2013839.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"3897_CR3","unstructured":"Choy, N. C. K., Wilton, S. J. E., (2006). Activity-based power estimation and characterization of DSP and multiplier blocks in FPGAs. In Proceedings of FPT, (pp. 253\u2013256)."},{"key":"3897_CR4","doi-asserted-by":"crossref","unstructured":"Ell\u00b4eouet, D., Julien, N., Houzet, D., Cousin, J. G., Martin, E. (2004). Power consumption characterization and modeling of embedded memories in Xilinx Virtex 400E FPGA. In Proceedings of the EUROMICRO Systems on Digital System Design, (pp. 394\u2013401).","DOI":"10.1109\/DSD.2004.1333302"},{"issue":"17","key":"3897_CR5","first-page":"IPL063","volume":"8","author":"G Verma","year":"2015","unstructured":"Verma, G., Kumar, M., & Khare, V. (2015). Low power techniques for digital system design. Indian Journal of Science and Technology, 8(17), IPL063","journal-title":"Indian Journal of Science and Technology"},{"key":"3897_CR6","doi-asserted-by":"crossref","unstructured":"Mishra, S., Verma, G. (2013). Low power and area efficient implementation of BCD adder on FPGA. In Proceeding of IEEE International Conference on Signal Processing and Communication, (pp. 461\u2013465).","DOI":"10.1109\/ICSPCom.2013.6719834"},{"key":"3897_CR7","doi-asserted-by":"crossref","unstructured":"Shinde, J., Salankar, S. S. (2011). Clock gating-A power optimizing technique for VLSI circuits. In Proceedings of Annual IEEE India Conference, (pp. 1\u20134).","DOI":"10.1109\/INDCON.2011.6139440"},{"key":"3897_CR8","doi-asserted-by":"crossref","unstructured":"Castro, J., Parra, P., Acosta, A. J. (2010). Optimization of clock-gating structures for low-leakage high-performance applications. In Proceedings of IEEE International Symposium on Efficient Embedded Computing, (pp. 3220\u20133223).","DOI":"10.1109\/ISCAS.2010.5537934"},{"key":"3897_CR9","doi-asserted-by":"crossref","unstructured":"Teng, S. K., Soin, N. Regional clock gate splitting algorithm for clock tree synthesis. In Proceedings of IEEE International Conference on Semiconductor Electronics, (pp. 131\u2013134).","DOI":"10.1109\/SMELEC.2010.5549384"},{"issue":"1","key":"3897_CR10","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/TCAD.2004.839489","volume":"24","author":"P Babighian","year":"2005","unstructured":"Babighian, P., Benini, L., & Macii, E. (2005). A scalable algorithm for RTL insertion of gated clocks based on ODCs computation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(1), 29\u201342.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"3897_CR11","doi-asserted-by":"crossref","unstructured":"Huda, S., Mallick, M., Anderson, J. H. (2009). Clock Gating Architectures for FPGA Power Reduction. In Proceedings of IEEE International Conference onField Programmable Logic and Applications, (pp. 112\u2013118).","DOI":"10.1109\/FPL.2009.5272538"},{"issue":"3","key":"3897_CR12","doi-asserted-by":"crossref","first-page":"569","DOI":"10.1007\/s11277-014-1725-z","volume":"76","author":"T Kumar","year":"2014","unstructured":"Kumar, T., Pandey, B., Das, T., & Chowdhry, B. S. (2014). Mobile DDR IO standard based high performance energy efficient portable ALU design on FPGA. Wireless Personal Communications, 76(3), 569\u2013578.","journal-title":"Wireless Personal Communications"},{"issue":"1","key":"3897_CR13","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1007\/s11277-015-2801-8","volume":"83","author":"T Kumar","year":"2015","unstructured":"Kumar, T., Pandey, B., Musavi, S. H. A., & Zaman, N. (2015). CTHS based energy efficient thermal aware image ALU Design on FPGA. Wireless Personal Communications, 83(1), 671\u2013696.","journal-title":"Wireless Personal Communications"},{"key":"3897_CR14","unstructured":"Xilinx, San Jose, CA. (2003). Using embedded multipliers in Spartan-3 FPGA. Xilinx Appl. Note XAPP467, v.1.1."}],"container-title":["Wireless Personal Communications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11277-016-3897-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-016-3897-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-016-3897-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,8,8]],"date-time":"2017-08-08T15:14:18Z","timestamp":1502205258000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11277-016-3897-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,21]]},"references-count":14,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2017,7]]}},"alternative-id":["3897"],"URL":"https:\/\/doi.org\/10.1007\/s11277-016-3897-1","relation":{},"ISSN":["0929-6212","1572-834X"],"issn-type":[{"value":"0929-6212","type":"print"},{"value":"1572-834X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,11,21]]}}}