{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T05:10:56Z","timestamp":1775711456553,"version":"3.50.1"},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2017,4,25]],"date-time":"2017-04-25T00:00:00Z","timestamp":1493078400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Wireless Pers Commun"],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1007\/s11277-017-4226-z","type":"journal-article","created":{"date-parts":[[2017,4,25]],"date-time":"2017-04-25T16:21:40Z","timestamp":1493137300000},"page":"1099-1109","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":14,"title":["Low Power Consuming 1\u00a0KB (32\u00a0\u00d7\u00a032) Memory Array Using Compact 7T SRAM Cell"],"prefix":"10.1007","volume":"96","author":[{"given":"Shalini","family":"Singh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shyam","family":"Akashe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,4,25]]},"reference":[{"key":"4226_CR1","doi-asserted-by":"crossref","unstructured":"Sabena, D., Sterpone, L., Scholzel, M., Koal, T., Vierhaus, H. T., Wong, S., et al. (2014). Reconfigurable high performance architectures: How much are they ready for safety-critical applications? In Proceedings of 19th IEEE European test symposium (ETS). Paderborn, Germany.","DOI":"10.1109\/ETS.2014.6847820"},{"issue":"7","key":"4226_CR2","doi-asserted-by":"crossref","first-page":"848","DOI":"10.1016\/j.mejo.2014.04.032","volume":"45","author":"D Saha","year":"2014","unstructured":"Saha, D., & Sarkar, S. K. (2014). High-speed reduced-leakage SRAM memory cell design techniques for low-power 65\u00a0nm FD-SOI\/SON CMOS technology. Microelectronics Journal, 45(7), 848\u2013856.","journal-title":"Microelectronics Journal"},{"issue":"2","key":"4226_CR3","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1109\/TVLSI.2003.821550","volume":"12","author":"N Kim","year":"2004","unstructured":"Kim, N., Flautner, K., Blaauw, D., & Mudge, T. (2004). Circuit and microarchitectural techniques for reducing cache leakage power. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(2), 167\u2013184.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"4226_CR4","doi-asserted-by":"crossref","unstructured":"Gavaskar, K., & Priya, S. (2013). Design of efficient low power stable 4-bit memory cell. In ICIIIOSP international journal of computer applications international conference on innovations in intelligent instrumentation, optimization and signal processing (pp. 0975\u20138887).","DOI":"10.5120\/14539-2614"},{"key":"4226_CR5","doi-asserted-by":"crossref","first-page":"718","DOI":"10.1016\/j.mejo.2013.04.007","volume":"44","author":"L Wen","year":"2013","unstructured":"Wen, L., Li, Z., & Li, Y. (2013). Single ended, robust 8T SRAM cell for low-voltage operation. Microelectronics Journal, 44, 718\u2013728.","journal-title":"Microelectronics Journal"},{"key":"4226_CR6","unstructured":"Calhoun, B. H. & Chandrakasan, A. (2006). A 256\u00a0KB subthreshold SRAM using 65\u00a0nm CMOS. In Proceedings of international solid-state circuits conference (pp. 2592\u20132601)."},{"key":"4226_CR7","first-page":"2277","volume":"4","author":"PS Bellerimath","year":"2013","unstructured":"Bellerimath, P. S., & Banakar, R. M. (2013). Implementation of 16\u00a0\u00d7\u00a016 SRAM memory array using 180\u00a0nm technology. IJCET International Journal of Current Engineering and Technology, 4, 2277\u20134106.","journal-title":"IJCET International Journal of Current Engineering and Technology"},{"issue":"4","key":"4226_CR8","doi-asserted-by":"crossref","first-page":"536","DOI":"10.1080\/00207217.2012.713023","volume":"100","author":"S Akashe","year":"2013","unstructured":"Akashe, S., & Sharma, S. (2013). High density and low leakage current based SRAM cell using 45\u00a0nm technology. International Journal of Electronics, 100(4), 536\u2013552.","journal-title":"International Journal of Electronics"},{"key":"4226_CR9","unstructured":"Akashe, S., & Shrives, J. (2012). Impact of design parameter on SRAM bit cell. In IEEE international conference on advance computing and communication technologies."},{"key":"4226_CR10","unstructured":"Wang, B., Zhou, J., & Kim, T. T. (2012). Maximization of SRAM energy efficiency using MTCMOS technology. In Proceeding of IEEE 4th Asia symposium on quality electronic design (Vol. 978-1, pp. 4673\u20132688)."},{"key":"4226_CR11","doi-asserted-by":"crossref","unstructured":"Khan, S., Hamdioui, S., Kukner, H., Raghavan, P., & Catthoor, F. (2013). Bias temperature instability analysis in SRAM decoder. In Proceedings of 18th IEEE European test symposium (ETS) (pp. 4673\u20136377).","DOI":"10.1109\/ETS.2013.6569381"},{"key":"4226_CR12","unstructured":"Jacob Baker, R., Li, H. W., & Boyce, D. E. (1998) CMOS circuit design, layout and simulation, 3rd edn. PHI."},{"issue":"5","key":"4226_CR13","doi-asserted-by":"crossref","first-page":"571","DOI":"10.1109\/4.384170","volume":"30","author":"RJ Evans","year":"1995","unstructured":"Evans, R. J., & Franzon, P. D. (1995). Energy consumption modeling and optimization for SRAM\u2019s. IEEE Journal of Solid-State Circuits, 30(5), 571\u2013579.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"4226_CR14","first-page":"4244","volume":"978-1","author":"HN Mishra","year":"2010","unstructured":"Mishra, H. N., & Patel, Y. K. (2010). Design, simulation and characterization of memory cell array for low power SRAM using 90\u00a0nm CMOS technology. IEEE, 978-1, 4244\u20138542.","journal-title":"IEEE"},{"issue":"11","key":"4226_CR15","doi-asserted-by":"crossref","first-page":"2577","DOI":"10.1109\/JSSC.2006.883344","volume":"41","author":"E Grossae","year":"2006","unstructured":"Grossae, E., Stucchi, M., Marx, K., et al. (2006). Read stability and write-ability analysis of SRAM cells for nanometer technologies. IEEE Journal of Solid-States Circuits, 41(11), 2577\u20132588.","journal-title":"IEEE Journal of Solid-States Circuits"},{"key":"4226_CR16","doi-asserted-by":"crossref","unstructured":"Hobson, R. (2007). A new single-ended SRAM cell with write-assist. In IEEE transaction on VLSI system (Vol. 15, No. 2, pp. 173\u2013181).","DOI":"10.1109\/TVLSI.2007.893580"},{"key":"4226_CR17","doi-asserted-by":"publisher","unstructured":"Mishra, S., Dubey, A., Tomar, S. S., & Akashe, S. (2012). Design and simulation of high level low power 7T SRAM cell using various process and circuit technology. In 2012 IEEE international conference on signal processing, computing and control (ISPCC). doi:\n                        10.1109\/ISPCC.2012.6224371\n                        \n                    .","DOI":"10.1109\/ISPCC.2012.6224371"},{"key":"4226_CR18","doi-asserted-by":"crossref","unstructured":"Akashe, S., Shastri, M., & Sharma, S. (2012). Multi Vt 7T SRAM cell for high speed application at 45\u00a0nm technology. In Proceedings of AIP conference (Vol. 31, p. 1476).","DOI":"10.1063\/1.4751560"},{"key":"4226_CR19","doi-asserted-by":"crossref","first-page":"350","DOI":"10.1016\/j.microrel.2010.09.002","volume":"51","author":"B Alorda","year":"2011","unstructured":"Alorda, B., Torrens, G., Bota, S., & Segura, J. (2011). 8T vs. 6T SRAM cell radiation robustness: A comparative analysis. Microelectronics Reliability, 51, 350\u2013359.","journal-title":"Microelectronics Reliability"},{"key":"4226_CR20","unstructured":"Weste, N., Harris, O., & Banerjee, A. (2006). CMOS VLSI design and systems perspective, 3rd edn. Pearson Publications."},{"issue":"6","key":"4226_CR21","doi-asserted-by":"crossref","first-page":"351","DOI":"10.1109\/TCSII.2013.2258247","volume":"60","author":"A Garg","year":"2013","unstructured":"Garg, A., & Kim, T. T.-H. (2013). SRAM array structures for energy efficiency enhancement. IEEE Transactions on Circuits and System-II, 60(6), 351\u2013355.","journal-title":"IEEE Transactions on Circuits and System-II"},{"key":"4226_CR22","volume-title":"Digital integrated circuits: A design perspective","author":"JM Rabaey","year":"2002","unstructured":"Rabaey, J. M., Chandrakasan, A., & Nikolic, B. (2002). Digital integrated circuits: A design perspective. Englewood Cliffs: Prentice-Hall."},{"issue":"10","key":"4226_CR23","doi-asserted-by":"crossref","first-page":"636","DOI":"10.1109\/TCSII.2005.851781","volume":"52","author":"S Cserveny","year":"2005","unstructured":"Cserveny, S., Sumanen, L., Masgonty, J. M., & Piguet, C. (2005). Locally switched and limited source-body bias and other leakage reduction techniques for a low-power embedded SRAM. IEEE Transactions on Circuits and Systems II: Express Briefs, 52(10), 636\u2013640.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"4226_CR24","doi-asserted-by":"crossref","unstructured":"Pattanaik, M., Varaprasad, M. V., & Khan, F. R. (2010). Ground bounce noise reduction of low leakage 1-bit nano-CMOS based full adder cells for mobile applications. In International conference on electronic devices, systems and applications (ICEDSA) (pp. 31\u201336).","DOI":"10.1109\/ICEDSA.2010.5503106"}],"container-title":["Wireless Personal Communications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11277-017-4226-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-017-4226-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-017-4226-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,8,21]],"date-time":"2017-08-21T12:29:02Z","timestamp":1503318542000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11277-017-4226-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4,25]]},"references-count":24,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2017,9]]}},"alternative-id":["4226"],"URL":"https:\/\/doi.org\/10.1007\/s11277-017-4226-z","relation":{},"ISSN":["0929-6212","1572-834X"],"issn-type":[{"value":"0929-6212","type":"print"},{"value":"1572-834X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,4,25]]}}}