{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,26]],"date-time":"2025-07-26T09:34:10Z","timestamp":1753522450280},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T00:00:00Z","timestamp":1496275200000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Wireless Pers Commun"],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1007\/s11277-017-4345-6","type":"journal-article","created":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T16:49:15Z","timestamp":1496335755000},"page":"3139-3158","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Different I\/O Standard and Technology Based Thermal Aware Energy Efficient Vedic Multiplier Design for Green Wireless Communication on FPGA"],"prefix":"10.1007","volume":"96","author":[{"given":"Kavita","family":"Goswami","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bishwajeet","family":"Pandey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tanesh","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D. M. Akbar","family":"Hussain","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,6,1]]},"reference":[{"key":"4345_CR1","unstructured":"Hsiao, S. W. (2012). An area-efficient 3.5\u00a0GHz fractional-N frequency synthesizer with capacitor multiplier in millimeter-wave gigabit wireless communication. In IEEE 13th annual conference in wireless and microwave technology (WAMICON) (pp. 1\u20135)."},{"key":"4345_CR2","unstructured":"Kohtani, M. (2015) Multiplier circuit and wireless communication apparatus using the same. U.S. Patent Application 14\/101,803."},{"key":"4345_CR3","unstructured":"Brown, S. J., Estrada, A. X., Bourk, T. R., Norsworthy, S. R., Murphy, P. J., Hull, C. D., et al. (2002). U.S. Patent No. 6,366,622. Washington, DC: U.S. Patent and Trademark Office."},{"issue":"1","key":"4345_CR4","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/s11265-013-0818-3","volume":"76","author":"D Kayal","year":"2013","unstructured":"Kayal, D., Mostafa, P., Dandapat, A., & Sarkar, C. K. (2013). Design of high performance 8 bit multiplier using vedic multiplication algorithm with McCMOS technique. Journal of Signal Processing Systems, 76(1), 1\u20139.","journal-title":"Journal of Signal Processing Systems"},{"issue":"06","key":"4345_CR5","doi-asserted-by":"crossref","first-page":"621","DOI":"10.1142\/S0218126602000665","volume":"11","author":"D Blaauw","year":"2002","unstructured":"Blaauw, D., Martin, S., Mudge, T., & Flaunter, K. (2002). Leakage current reduction in VLSI systems. Journal of Circuits, Systems, and Computers, 11(06), 621\u2013635.","journal-title":"Journal of Circuits, Systems, and Computers"},{"key":"4345_CR6","unstructured":"Pandey, B., Goswami, K. (2014). LVCMOS based thermal aware energy efficient vedic multiplier design on FPGA. In IEEE 6th international conference on computational intelligence and communication networks (CICN)."},{"key":"4345_CR7","unstructured":"Pandey, B., Goswami, K. (2014). Low voltage digitally controlled impedance based energy efficient vedic multiplier design on 28\u00a0nm FPGA. In IEEE 6th international conference on computational intelligence and communication networks (CICN)."},{"issue":"6","key":"4345_CR8","doi-asserted-by":"crossref","first-page":"0975","DOI":"10.5120\/2516-3417","volume":"21","author":"M Pradhan","year":"2011","unstructured":"Pradhan, M., Panda, R., & Sahu, S. K. (2011). Speed comparison of 16\u00a0\u00d7\u00a016 vedic multipliers. International Journal of Computer Applications, 21(6), 0975\u20138887.","journal-title":"International Journal of Computer Applications"},{"key":"4345_CR9","doi-asserted-by":"crossref","unstructured":"Rudagi, J.M., Amble, V., Munavalli, Patil, R., Sajjan,V. (2011). Design and implementation of efficient multiplier using vedic mathematics. In International conference on advances in recent technologies in communication and computing (ARTCom) (pp. 162\u2013166).","DOI":"10.1049\/ic.2011.0071"},{"key":"4345_CR10","unstructured":"Kunchigi, V., Kulkarni, L., Kulkarni, S. (2009). High speed and area efficient vedic multiplier. In IEEE international conference on devices, circuits and systems (ICDCS), Coimbatore, (pp. 360\u2013364)."},{"issue":"6","key":"4345_CR11","doi-asserted-by":"crossref","first-page":"282","DOI":"10.4103\/0377-2063.59167","volume":"55","author":"R Pushpangadan","year":"2009","unstructured":"Pushpangadan, R., Sukumaran, V., et al. (2009). High speed vedic multiplier for digital signal processors. IETE Journal of Research, 55(6), 282\u2013286.","journal-title":"IETE Journal of Research"},{"key":"4345_CR12","volume-title":"A time-area-power efficient multiplier and square architecture based on ancient indian vedic mathematics","author":"H Thapliyal","year":"2004","unstructured":"Thapliyal, H., & Arabnia, H. R. (2004). A time-area-power efficient multiplier and square architecture based on ancient indian vedic mathematics. Athens, USA: Department of Computer Science, The University of Georgia, 415 Graduate Studies Research Center."},{"key":"4345_CR13","unstructured":"Virtex-6 SelectIO Resources User Guide \n                        www.xilinx.com\n                        \n                    . UG361 (v1.5) March 21, 2014."},{"key":"4345_CR14","doi-asserted-by":"crossref","unstructured":"Kumar, P., Radhika, U.C.S. (2013). FPGA Implementation of high speed 8-bit vedic multiplier using barrel shifter. In International conference on energy efficient technologies for sustainability (ICEETS) (pp. 14\u201317).","DOI":"10.1109\/ICEETS.2013.6533349"},{"issue":"27","key":"4345_CR15","doi-asserted-by":"crossref","first-page":"0975","DOI":"10.5120\/12146-8461","volume":"69","author":"N Rajput","year":"2013","unstructured":"Rajput, N., Jindal, A., Saroha, S., Kumar, R., & Sharma, G. (2013). A novel and high performance implementation of 8\u00a0\u00d7\u00a08 multiplier based on vedic mathematics using 90\u00a0nm hybrid PTL\/CMOS logic. International Journal of Computer Applications, 69(27), 0975\u20138887.","journal-title":"International Journal of Computer Applications"},{"key":"4345_CR16","doi-asserted-by":"crossref","unstructured":"Itawadiya, A.K., Mahle, R., Patel, V., Kumar, D. (2013). Design a DSP operations using vedic mathematics. In IEEE international conference on communication and signal processing (ICCSP) (pp. 897\u2013902).","DOI":"10.1109\/iccsp.2013.6577186"},{"key":"4345_CR17","doi-asserted-by":"crossref","unstructured":"Saligram, R., Rakshith, T.R. (2013). Optimized reversible vedic multipliers for high speed low power operations. In IEEE conference on information and communication technologies (ICT) (pp. 809\u2013814).","DOI":"10.1109\/CICT.2013.6558205"},{"issue":"3","key":"4345_CR18","doi-asserted-by":"crossref","first-page":"569","DOI":"10.1007\/s11277-014-1725-z","volume":"76","author":"T Kumar","year":"2014","unstructured":"Kumar, T., Pandey, B., Das, T., & Chowdhry, B. S. (2014). Mobile DDR IO standard based high performance energy efficient portable ALU design on FPGA. Wireless Personal Communications, 76(3), 569\u2013578.","journal-title":"Wireless Personal Communications"},{"key":"4345_CR19","doi-asserted-by":"publisher","unstructured":"Pandey, B., et al. (2014). LVTTL based energy efficient watermark generator design and implementation on FPGA. In IEEE international conference on ICT convergence 2014, Busan, Korea, \n                        10.1109\/ICTC.2014.6983240\n                        \n                    .","DOI":"10.1109\/ICTC.2014.6983240"},{"key":"4345_CR20","unstructured":"Kumar, T., Pandey, B., Das, T. (2013). LVCMOS I\/O standard and drive strength based green design on ultra scale FPGA. In IEEE international conference on green computing, communication and conservation of energy."},{"key":"4345_CR21","doi-asserted-by":"crossref","unstructured":"Singh, P., Pandey, B., Kumar, T., Das, T. (2014). I\/O standard based power optimized processor register design on ultra scale FPGA. In IEEE international conference on computing for sustainable global development (INDIACOM).","DOI":"10.1109\/IndiaCom.2014.6828123"},{"key":"4345_CR22","unstructured":"Kumar, T., Pandey, B., Musavi, S.H.A., Zaman, N. (2015). CTHS based energy efficient thermal aware image ALU design on FPGA. Springer Wireless Personal Communications, An International Journal, ISSN:0929-6212(print), ISSN:1572-834X(electronic)."},{"key":"4345_CR23","unstructured":"Musavi, S.H.A., Chowdhry, B.S., Kumar, T., Pandey, B., Kumar, W. (2015). IoTs enable active contour modeling based energy efficient and thermal aware object tracking on FPGA. Springer Wireless Personal Communications, ISSN:1572-834X (electronic), SCI Indexed, 82(3):1\u201315, \n                        http:\/\/link.springer.com\/article\/10.1007\/s11277-015-2753-z\n                        \n                    ."},{"key":"4345_CR24","unstructured":"Dabbas, S., Pandey, B., Kumar, T., Das, T. (2014). Design of power optimized memory circuit using high speed transceiver logic IO standard on 28\u00a0nm field programmable gate array. In IEEE international conference on reliability optimization and information technology (ICROIT)."},{"key":"4345_CR25","unstructured":"Kumar, T., Pandey, B., Das, T., Rahman, M.A. (2013). SSTL based green image ALU design on different FPGA. In IEEE international conference on green computing, communication and conservation of energy (ICGCE)."},{"key":"4345_CR26","unstructured":"Kumar, T., Pandey, B., Das, T., Minver, M.H. (2013). LVDCI I\/O standard based green image ALU design on ultra scale FPGA. In IEEE 8th international conference on industrial and information systems (ICIIS) (pp. 283\u2013288)."},{"key":"4345_CR27","doi-asserted-by":"crossref","unstructured":"Pandey, B., Kumar, T., Das, T., & Kumar, J. (2014). Thermal mechanics based energy efficient FIR filter for digital signal processing.\u00a0Applied Mechanics and Materials (AMM) Journal, 612, 65\u201370.","DOI":"10.4028\/www.scientific.net\/AMM.612.65"},{"key":"4345_CR28","doi-asserted-by":"crossref","unstructured":"Huang, W., Stan, M. R., Skadron, K., Sankaranarayanan, K., Ghosh, S., & Velusam, S. (2004). Compact thermal modeling for temperature-aware design. In Proceedings of the 41st annual design automation conference (ACM) (pp. 878\u2013883).","DOI":"10.1145\/996566.996800"},{"key":"4345_CR29","unstructured":"Chowdhry, B.S., Pandey, B., Kumar, T., Das, T., Thakur, S. (2014). Frequency, voltage and temperature sensor design for fire detection in VLSI circuit on FPGA. Springer Communications in Computer and Information Science, (Vol. 414, pp. 121\u2013133), ISSN: 1865-0929. \n                        http:\/\/link.springer.com\/chapter\/10.1007\/978-3-319-10987-9_12\n                        \n                    ."},{"key":"4345_CR30","doi-asserted-by":"crossref","unstructured":"Ogras, U. Y., Hu, J., & Marculescu, R. (2005). Key research problems in NoC design: A holistic perspective. In Proceedings of the 3rd IEEE\/ACM\/IFIP international conference of Hardware\/software codesign and system synthesis (pp. 69\u201374).","DOI":"10.1145\/1084834.1084856"},{"key":"4345_CR31","doi-asserted-by":"crossref","unstructured":"Uddin, A., Banshal, S., Rahman, MA, Das, T., Kumar, T., Pandey, B. (2014). Thermal aware energy efficient bengali unicode reader in text analysis. In IEEE international conference on reliability optimization and information technology (ICROIT).","DOI":"10.1109\/ICROIT.2014.6798356"},{"key":"4345_CR32","unstructured":"Hung, W. L., Xie, Y., Vijaykrishnan, N., Addo-Quaye, C., Theocharides, T., & Irwin, M. J. (2005). In Sixth international symposium on thermal-aware floor planning using genetic algorithms in quality of electronic design (pp. 634\u2013639)."},{"key":"4345_CR33","doi-asserted-by":"publisher","unstructured":"Kumar, T., Das, T., Pandey, B., Hussain, D.M.A. (2014). IO standard based thermal\/energy efficient green communication for wi-fi protected access on FPGA. In IEEE 6th international congress on ultra-modern telecommunications and control systems and workshops, St. Petersburg, Russia. \n                        10.1109\/ICUMT.2014.7002085\n                        \n                    .","DOI":"10.1109\/ICUMT.2014.7002085"},{"issue":"1","key":"4345_CR34","first-page":"8","volume":"7","author":"K Sankaranarayanan","year":"2005","unstructured":"Sankaranarayanan, K., Velusamy, S., Stan, M., & Skadron, K. (2005). A case for thermal-aware floor planning at the micro architectural level. Journal of Instruction-Level Parallelism, 7(1), 8\u201316.","journal-title":"Journal of Instruction-Level Parallelism"}],"container-title":["Wireless Personal Communications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11277-017-4345-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-017-4345-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-017-4345-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,8,29]],"date-time":"2017-08-29T10:13:55Z","timestamp":1504001635000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11277-017-4345-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,1]]},"references-count":34,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2017,9]]}},"alternative-id":["4345"],"URL":"https:\/\/doi.org\/10.1007\/s11277-017-4345-6","relation":{},"ISSN":["0929-6212","1572-834X"],"issn-type":[{"value":"0929-6212","type":"print"},{"value":"1572-834X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,6,1]]}}}