{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T10:17:42Z","timestamp":1758709062284,"version":"3.41.0"},"reference-count":22,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2017,11,20]],"date-time":"2017-11-20T00:00:00Z","timestamp":1511136000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Wireless Pers Commun"],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1007\/s11277-017-5061-y","type":"journal-article","created":{"date-parts":[[2017,11,20]],"date-time":"2017-11-20T05:03:47Z","timestamp":1511154227000},"page":"213-225","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":22,"title":["Energy-Aware and Reliability-Aware Mapping for NoC-Based Architectures"],"prefix":"10.1007","volume":"100","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9865-3856","authenticated-orcid":false,"given":"Naresh Kumar Reddy","family":"Beechu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vasantha","family":"Moodabettu Harishchandra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nithin Kumar","family":"Yernad Balachandra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,11,20]]},"reference":[{"issue":"1","key":"5061_CR1","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"Luca Benini","year":"2002","unstructured":"Benini, Luca, & Micheli, G. D. (2002). Networks on chips: A new SoC paradigm. IEEE Computer, 35(1), 70\u201378.","journal-title":"IEEE Computer"},{"issue":"2","key":"5061_CR2","first-page":"18","volume":"4","author":"D Bertozzi","year":"2004","unstructured":"Bertozzi, D., & Benini, L. (2004). Xpipes: A network-on-chip architecture for gigascale system on chip. IEEE Circuits and Systems, 4(2), 18\u201331.","journal-title":"IEEE Circuits and Systems"},{"key":"5061_CR3","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2017.08.004","author":"NKR Beechu","year":"2017","unstructured":"Beechu, N. K. R., et al. (2017). High-performance and energy-efficient fault-tolerance core mapping in NoC. Sustainable Computing, Informatics and Systems. https:\/\/doi.org\/10.1016\/j.suscom.2017.08.004 .","journal-title":"Sustainable Computing, Informatics and Systems"},{"key":"5061_CR4","doi-asserted-by":"crossref","unstructured":"Murali, S., & De Micheli, G. (2004) Bandwidth-constrained mapping of cores onto NoC architectures. In: Proceedings design automation and test in Europe conference and exhibition.","DOI":"10.1109\/DATE.2004.1269002"},{"key":"5061_CR5","doi-asserted-by":"crossref","unstructured":"Chou, C.-L., & Marculescu, R. (2008) Contention-aware application mapping for network-on-chip communication architectures. IEEE international conference on computer design (pp. 164\u2013169).","DOI":"10.1109\/ICCD.2008.4751856"},{"issue":"10","key":"5061_CR6","doi-asserted-by":"crossref","first-page":"1866","DOI":"10.1109\/TCAD.2008.2003301","volume":"27","author":"C-L Chou","year":"2008","unstructured":"Chou, C.-L., Ogras, U. Y., & Marculescu, R. (2008). Energy- and performance-aware incremental mapping for networks on chip with multiple voltage levels. IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, 27(10), 1866\u20131879.","journal-title":"IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"11","key":"5061_CR7","doi-asserted-by":"crossref","first-page":"1748","DOI":"10.1109\/TCAD.2013.2266405","volume":"32","author":"J Lee","year":"2013","unstructured":"Lee, J., Chung, M.-K., Cho, Y.-G., Ryu, S., Jung, H. A., & Kiyoung, C. (2013). Mapping and scheduling of tasks and communications on many-core SoC under local memory constraint. IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, 32(11), 1748\u20131761.","journal-title":"IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"5061_CR8","doi-asserted-by":"crossref","first-page":"2566","DOI":"10.1109\/TVLSI.2014.2367108","volume":"23","author":"L Liu","year":"2014","unstructured":"Liu, L., Wu, C., Deng, C., Yin, S., Wu, Q., Han, J., et al. (2014). A flexible energy- and reliability-aware application mapping for NoC-based recongurable architectures. IEEE Transaction on Very Large Scale Integration (VLSI) Systems, 23, 2566\u20132580.","journal-title":"IEEE Transaction on Very Large Scale Integration (VLSI) Systems"},{"key":"5061_CR9","unstructured":"Chou, C.-L., & Marculescu, R. (2011). FARM: Fault-aware resource management in NoC based multiprocessor platforms. In: Design automation & test in Europe conference & exhibition (DATE)."},{"issue":"6","key":"5061_CR10","doi-asserted-by":"crossref","first-page":"238","DOI":"10.1049\/iet-cdt.2013.0032","volume":"7","author":"Fatemeh Khalili","year":"2013","unstructured":"Khalili, Fatemeh, & Zarandi, Hamid R. (2013). A fault-tolerant core mapping technique in networks-on-chip. IET Computers & Digital Techniques, 7(6), 238\u2013245.","journal-title":"IET Computers & Digital Techniques"},{"key":"5061_CR11","unstructured":"Task graphs for free (TGFF). http:\/\/ziyang.eecs.umich.edu\/~ dickrp\/tgff\/"},{"key":"5061_CR12","unstructured":"Naresh Kumar Reddy, B., Vasantha, M. H., Nithin Kumar, Y. B., & Sharma, D. (2015). A fine grained position for modular core on NoC. In: IEEE international conference on computer, communication and control (IC4) (pp. 1\u20134)."},{"key":"5061_CR13","doi-asserted-by":"crossref","unstructured":"Nollet, V., Marescaux, T., & Verkest, D. (2004). Operating system controlled network on chip. In: Design automation conference (pp. 256\u2013259).","DOI":"10.1145\/996566.996637"},{"key":"5061_CR14","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1016\/j.mejo.2017.09.010","volume":"70","author":"NKR Becchu","year":"2017","unstructured":"Becchu, N. K. R., et al. (2017). System level fault-tolerance core mapping and FPGA-based verification of NoC. Microelectronics Journal, 70, 16\u201326.","journal-title":"Microelectronics Journal"},{"key":"5061_CR15","unstructured":"http:\/\/grokbase.com\/t\/lucene\/mahout-dev\/082festv1e\/weighted-manhattan-distance-metric"},{"key":"5061_CR16","unstructured":"Naresh Kumar Reddy, B., Vasantha, M. H., Nithin Kumar, Y. B., & Sharma, D. (2015). Communication energy constrained spare core on NoC. In: 6th international conference on computing, communication and networking technologies (ICCCNT) (pp. 1\u20134)."},{"key":"5061_CR17","unstructured":"Yuankun, X., & Bogdan, P. (2016). Improving NoC performance under spatio-temporal variability by runtime reconfiguration: a general mathematical framework. In: 2016 tenth IEEE\/ACM international symposium on networks-on-chip (NOCS), IEEE."},{"key":"5061_CR18","doi-asserted-by":"crossref","unstructured":"Bogdan, P., & Xue, Y. (2015) Mathematical models and control algorithms for dynamic optimization of multicore platforms: a complex dynamics approach. In: Proceedings of the IEEE\/ACM international conference on computer-aided design (ICCAD \u201915).","DOI":"10.1109\/ICCAD.2015.7372566"},{"key":"5061_CR19","unstructured":"Noxim the NoC simulator. https:\/\/github.com\/davidepatti\/noxim"},{"key":"5061_CR20","doi-asserted-by":"crossref","unstructured":"Naresh Kumar Reddy, B., Vasantha, M. H., & Nithin Kumar, Y. B. (2016). A gracefully degrading and energy-efficient fault tolerant NoC using spare core. In: 2016 IEEE computer society annual symposium on VLSI (ISVLSI 2016) (pp. 146\u2013151), Pennsylvania, USA.","DOI":"10.1109\/ISVLSI.2016.80"},{"issue":"2","key":"5061_CR21","first-page":"25","volume":"12","author":"BP Railing","year":"2015","unstructured":"Railing, B. P., Hein, E. R., & Conte, T. M. (2015). Contech: Efficiently generating dynamic task graphs for arbitrary parallel programs. ACM Transactions on Architecture and Code Optimization (TACO), 12(2), 25.","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"key":"5061_CR22","unstructured":"Xue, Y., & Bogdan, P. (2016). Scalable and realistic benchmark synthesis for efficient NoC performance evaluation: A complex network analysis approach. In: 2016 international conference on hardware\/software codesign and system synthesis (CODES+ ISSS), IEEE."}],"container-title":["Wireless Personal Communications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11277-017-5061-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-017-5061-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-017-5061-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T04:43:15Z","timestamp":1750999395000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11277-017-5061-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11,20]]},"references-count":22,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2018,5]]}},"alternative-id":["5061"],"URL":"https:\/\/doi.org\/10.1007\/s11277-017-5061-y","relation":{},"ISSN":["0929-6212","1572-834X"],"issn-type":[{"type":"print","value":"0929-6212"},{"type":"electronic","value":"1572-834X"}],"subject":[],"published":{"date-parts":[[2017,11,20]]}}}