{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,13]],"date-time":"2025-05-13T06:45:09Z","timestamp":1747118709086},"reference-count":22,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2018,2,7]],"date-time":"2018-02-07T00:00:00Z","timestamp":1517961600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Wireless Pers Commun"],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1007\/s11277-018-5371-8","type":"journal-article","created":{"date-parts":[[2018,2,7]],"date-time":"2018-02-07T11:19:46Z","timestamp":1518002386000},"page":"3343-3359","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Energy Efficient All-Digital Phase Locked Loop Architecture Design on High Resolution Fast Clocking\u00a0Time to Digital Converter (TDC) Using Model Prescient Control (MPC) Technique"],"prefix":"10.1007","volume":"102","author":[{"given":"T. M.","family":"Sathish Kumar","sequence":"first","affiliation":[]},{"given":"P. S.","family":"Periasamy","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,2,7]]},"reference":[{"issue":"2","key":"5371_CR1","doi-asserted-by":"publisher","first-page":"98","DOI":"10.5515\/JKIEES.2017.17.2.98","volume":"17","author":"J Yoo","year":"2017","unstructured":"Yoo, J., & Rieh, J. S. (2017). CMOS 120\u00a0GHz phase-locked loops based on two different VCO topologies. Journal of Electromagnetic Engineering and Science, 17(2), 98\u2013104. \n                    https:\/\/doi.org\/10.5515\/JKIEES.2017.17.2.98\n                    \n                  .","journal-title":"Journal of Electromagnetic Engineering and Science"},{"key":"5371_CR2","unstructured":"Jang, T., Jeong, S., Jeon, D., Choo, K. D., Sylvester, D., & Blaauw, D. (2014). A noise reconfigurable all-digital phase-locked loop using a switched Capacitor-Based Frequency-Locked Loop and a Noise Detector. Circuits, (99), 1\u201320."},{"issue":"9","key":"5371_CR3","first-page":"20","volume":"62","author":"S Jang","year":"2015","unstructured":"Jang, S., Kim, S., Chu, S.-H., Jeong, G.-S., Kim, Y., & Jeong, D.-K. (2015). An optimum loop gain tracking all-digital PLL using autocorrelation of bang\u2013bang phase-frequency detection. IEEE Transactions on Circuits and Systems II: Express Briefs, 62(9), 20\u201339.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"5371_CR4","doi-asserted-by":"crossref","unstructured":"Cheng, K.-H., Hu, C.-C., Liu, J.-C., & Huang, H.-Y. (2010). A time-to-digital converter using multi-phase-sampling and time amplifier for all digital phase-locked loop. In Design and diagnostics of electronic circuits and systems (DDECS), 2010 (Vol. 45, pp. 20\u201337).","DOI":"10.1109\/DDECS.2010.5491766"},{"key":"5371_CR5","unstructured":"Hussein, A. I., Vasadi, S., & Paramesh, J. (2015). A 450\u00a0fs 65-nm CMOS millimeter-wave time-to-digital converter using statistical element selection for all-digital PLLs. IEEE Journal of Solid-State Circuits,(99), 20\u201342."},{"key":"5371_CR6","doi-asserted-by":"crossref","unstructured":"Mahima, R., & Muralidharan, D. (2017). A low power vernier time-to-digital converter using adiabatic logic. In Networks & advances in computational technologies (NetACT) (Vol. 26, pp. 130\u2013154).","DOI":"10.1109\/NETACT.2017.8076747"},{"issue":"12","key":"5371_CR7","doi-asserted-by":"publisher","first-page":"2278","DOI":"10.1109\/JSSC.2004.836345","volume":"39","author":"RB Staszewski","year":"2004","unstructured":"Staszewski, R. B., et al. (2004). All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS. IEEE Journal of Solid-State Circuits, 39(12), 2278\u20132291.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"1","key":"5371_CR8","doi-asserted-by":"publisher","first-page":"236","DOI":"10.1109\/TNS.2006.869820","volume":"53","author":"J Song","year":"2006","unstructured":"Song, J., An, Q., & Liu, S. (2006). A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays. IEEE Transactions on Nuclear Science, 53(1), 236\u2013241.","journal-title":"IEEE Transactions on Nuclear Science"},{"key":"5371_CR9","unstructured":"Kaipu, S. V. R., Vaish, K., & Komatireddy, S., Sood, A., & Goswami, M. (2016). Design of a low power wide range phase locked loop using 180\u00a0nm CMOS technology. In Signal processing and communication (ICSC), (Vol. 29, pp. 550\u2013571)."},{"issue":"7","key":"5371_CR10","doi-asserted-by":"publisher","first-page":"1626","DOI":"10.1109\/JSSC.2012.2191676","volume":"47","author":"P Lu","year":"2012","unstructured":"Lu, P., Liscidini, A., & Andreani, P. (2012). A 3.6 mW, 90\u00a0nm CMOS gated- Vernier time-to-digital converter with an equivalent resolution of 3.2 ps. IEEE Journal of Solid-State Circuits, 47(7), 1626\u20131635.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"10","key":"5371_CR11","first-page":"773","volume":"61","author":"Niklas U Anderson","year":"2014","unstructured":"Anderson, Niklas U., & Vesterbacka, Mark. (2014). A vernier time-to-digital converter with delay latch chain architecture. IEEE Transactions on Circuits and Systems, 61(10), 773\u2013777.","journal-title":"IEEE Transactions on Circuits and Systems"},{"issue":"7","key":"5371_CR12","doi-asserted-by":"publisher","first-page":"1511","DOI":"10.1109\/TCSI.2011.2158490","volume":"58","author":"Y Park","year":"2011","unstructured":"Park, Y., & Wentzloff, D. D. (2011). Acyclic Vernier TDC for ADPLLs synthesized from a standard cell library. IEEE Transactions on Circuits and Systems I: Regular Papers, 58(7), 1511\u20131517.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"6","key":"5371_CR13","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1142\/S0218126611007748","volume":"20","author":"YA Chau","year":"2011","unstructured":"Chau, Y. A., & Chenon, C.-F. (2011). The design of adaptive-bandwidth all-digital phase-locked loops. Journal of Circuits, Systems, and Computers, 20(6), 1\u201329.","journal-title":"Journal of Circuits, Systems, and Computers"},{"issue":"12","key":"5371_CR14","doi-asserted-by":"publisher","first-page":"2874","DOI":"10.1109\/JSSC.2010.2077110","volume":"45","author":"S-K Lee","year":"2010","unstructured":"Lee, S.-K., Seo, Y.-H., Park, H.-J., & Sim, J.-Y. (2010). A 1\u00a0GHz ADPLL with a 1.25\u00a0ps minimum-resolution sub-exponent TDC in 0.18\u00a0\u03bcm CMOS. IEEE Journal of Solid-State Circuits, 45(12), 2874\u20132881.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"4","key":"5371_CR15","doi-asserted-by":"publisher","first-page":"1089","DOI":"10.1109\/JSSC.2009.2014709","volume":"44","author":"MZ Straayer","year":"2009","unstructured":"Straayer, M. Z., & Perrott, M. H. (2009). A multi-path gated ring oscillator TDC with first-order noise shaping. IEEE Journal of Solid-State Circuits, 44(4), 1089\u20131098.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"5371_CR16","doi-asserted-by":"crossref","unstructured":"Chuang, Y.-C., Tsai, S.-L., Liu, C.-E., & Lin, T.-H. (2012). An all-digital phase-locked loop with dynamic phase control for fast locking. In IEEE Asian solid-state circuits conference (pp. 297\u2013300).","DOI":"10.1109\/IPEC.2012.6522684"},{"issue":"4","key":"5371_CR17","doi-asserted-by":"publisher","first-page":"1009","DOI":"10.1109\/JSSC.2013.2237996","volume":"48","author":"K Kim","year":"2013","unstructured":"Kim, K., Kim, Y., Yu, W., & Cho, S. (2013). A 7 bit, 3.75\u00a0ps resolution two-step time-to-digital converter in 65\u00a0nm CMOS using pulse-train time amplifier. IEEE Journal of Solid-State Circuits, 48(4), 1009\u20131017.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"5","key":"5371_CR18","doi-asserted-by":"publisher","first-page":"857","DOI":"10.1109\/TVLSI.2009.2039971","volume":"19","author":"X Chen","year":"2011","unstructured":"Chen, X., Yang, J., & Shi, L.-X. (2011). A fast locking all-digital phase-locked loop via feed-forward compensation technique. IEEE Transactions on VLSI Systems, 19(5), 857\u2013868.","journal-title":"IEEE Transactions on VLSI Systems"},{"issue":"4","key":"5371_CR19","doi-asserted-by":"publisher","first-page":"769","DOI":"10.1109\/JSSC.2008.917405","volume":"43","author":"M Lee","year":"2008","unstructured":"Lee, M., & Abidi, A. A. (2008). A 9 b, 1.25\u00a0ps resolution coarse-fine time-to digital converter in 90\u00a0nm CMOS that amplifies a time residue. IEEE Journal of Solid-State Circuits, 43(4), 769\u2013777.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"9","key":"5371_CR20","doi-asserted-by":"publisher","first-page":"2404","DOI":"10.1109\/TCSI.2010.2043169","volume":"57","author":"J Daniels","year":"2010","unstructured":"Daniels, J., Dehaene, W., Steyaert, M., & Wiesbauer, A. (2010). A\/D conversion using asynchronous delta-sigma modulation and time-to digital conversion. IEEE Transactions on Circuits and Systems I: Regular Papers, 57(9), 2404\u20132412.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"5","key":"5371_CR21","doi-asserted-by":"publisher","first-page":"1737","DOI":"10.1109\/TIE.2010.2053338","volume":"58","author":"H Geng","year":"2011","unstructured":"Geng, H., Xu, D., & Wu, B. (2011). A novel hardware-based all-digital phase locked loop applied to grid-connected power converters. IEEE Transactions on Industrial Electronics, 58(5), 1737\u20131745.","journal-title":"IEEE Transactions on Industrial Electronics"},{"issue":"8","key":"5371_CR22","doi-asserted-by":"publisher","first-page":"1706","DOI":"10.1109\/TCSI.2012.2206500","volume":"59","author":"J-Y Lee","year":"2012","unstructured":"Lee, J.-Y., Park, M.-J., Min, B.-H., Kim, S., Park, M.-Y., & Yu, H.-K. (2012). A 4-GHz all digital PLL with low-power TDC and phase-error compensation. IEEE Transactions on Circuits and Systems, 59(8), 1706\u20131719.","journal-title":"IEEE Transactions on Circuits and Systems"}],"container-title":["Wireless Personal Communications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11277-018-5371-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-018-5371-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-018-5371-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,6]],"date-time":"2019-02-06T20:05:07Z","timestamp":1549483507000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11277-018-5371-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2,7]]},"references-count":22,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2018,10]]}},"alternative-id":["5371"],"URL":"https:\/\/doi.org\/10.1007\/s11277-018-5371-8","relation":{},"ISSN":["0929-6212","1572-834X"],"issn-type":[{"value":"0929-6212","type":"print"},{"value":"1572-834X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,2,7]]},"assertion":[{"value":"7 February 2018","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}