{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,5,30]],"date-time":"2023-05-30T15:18:43Z","timestamp":1685459923465},"reference-count":12,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2018,2,22]],"date-time":"2018-02-22T00:00:00Z","timestamp":1519257600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Wireless Pers Commun"],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1007\/s11277-018-5385-2","type":"journal-article","created":{"date-parts":[[2018,2,22]],"date-time":"2018-02-22T11:49:14Z","timestamp":1519300154000},"page":"3477-3488","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Self Clock-Gating Scheme for Low Power Basic Logic Element Architecture"],"prefix":"10.1007","volume":"102","author":[{"given":"R.","family":"Udaiyakumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Senoj","family":"Joseph","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T. V. P.","family":"Sundararajan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Vigneswaran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Maheswar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Iraj S.","family":"Amiri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,2,22]]},"reference":[{"issue":"2","key":"5385_CR1","doi-asserted-by":"publisher","first-page":"135","DOI":"10.1561\/1000000005","volume":"2","author":"I Kuon","year":"2008","unstructured":"Kuon, I., Tessier, R., & Rose, J. (2008). FPGA architecture: Survey and Challenges. Foundations and Trends in Electronic Design Automation, 2(2), 135\u2013253.","journal-title":"Foundations and Trends in Electronic Design Automation"},{"key":"5385_CR2","unstructured":"Ahmed, E., & Rose, J. (2002). The effect of LUT and cluster size on deep-submicron FPGA performance and density. In ACM\/SIGDA international symposium on field programmable gate arrays (pp. 85\u201394). Monterey, CA."},{"key":"5385_CR3","doi-asserted-by":"crossref","unstructured":"Li, F., Chen, D., He, L., & Cong, J. (2003). Architecture evaluation for power efficient FPGAs. In ACM\/SIGDA international symposium on field programmable gate arrays (pp. 175\u2013184). Monterey, CA.","DOI":"10.1145\/611817.611844"},{"key":"5385_CR4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-3594-5","volume-title":"Tree-based heterogeneous FPGA architectures, chapter 2","author":"U Farooq","year":"2012","unstructured":"Farooq, U., et al. (2012). Tree-based heterogeneous FPGA architectures, chapter 2. New York: Springer."},{"key":"5385_CR5","unstructured":"Baharvand, F., & Fakhraie, S. M. (1997). Design of an optimized architecture for the logic blocks of FPGA ICs. In Third annual international conference Computer Society of Iran (Tehran, Iran) (pp. 206\u2013214). December 23\u201325, 1997."},{"key":"5385_CR6","unstructured":"Rivoallon, F. (2011). Reducing switching power with intelligent clock gating. Xilinx white paper, WP370 (v1.3). March 1, 2011."},{"key":"5385_CR7","doi-asserted-by":"crossref","unstructured":"Huda, S., Mallick, M., & Anderson, J. H. (2009). Clock gating architectures for FPGA power reduction. In International conference on field programmable logic and applications (pp 12\u2013118).","DOI":"10.1109\/FPL.2009.5272538"},{"key":"5385_CR8","doi-asserted-by":"crossref","unstructured":"Chen, D., Cong, J., & Fan, Y. (2003). Low-power high-level synthesis for FPGA architectures. In Proceedings of ISLPED\u201903.","DOI":"10.1145\/871506.871541"},{"key":"5385_CR9","doi-asserted-by":"crossref","unstructured":"Lamoureux, J., & Luk, W. (2008). An overview of low-power techniques for field-programmable gate arrays. In NASA\/ESA conference on adaptive hardware and systems (pp. 338\u2013345).","DOI":"10.1109\/AHS.2008.71"},{"key":"5385_CR10","unstructured":"Mortdal, S., & Memik, S. O. (2006). Power optimization techniques for SRAM based FPGAs. In Proceedings of international conference on field programmable logic and applications (pp. 1\u20132)."},{"issue":"11","key":"5385_CR11","doi-asserted-by":"publisher","first-page":"2816","DOI":"10.1109\/TED.2006.884077","volume":"53","author":"W Zhao","year":"2006","unstructured":"Zhao, W., & Cao, Y. (2006). New generation of predictive technology model for sub-45\u00a0nm early design exploration. IEEE Transactions on Electron Devices, 53(11), 2816\u20132823.","journal-title":"IEEE Transactions on Electron Devices"},{"key":"5385_CR12","unstructured":"Berkeley Predictive Technology Model, University of California, Berkeley, 2004. \n                    http:\/\/www.device.eecs.berkeley.edu\/~ptm\/\n                    \n                  . Accessed Mar 2013."}],"container-title":["Wireless Personal Communications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11277-018-5385-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-018-5385-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-018-5385-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,22]],"date-time":"2019-02-22T01:47:38Z","timestamp":1550800058000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11277-018-5385-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2,22]]},"references-count":12,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2018,10]]}},"alternative-id":["5385"],"URL":"https:\/\/doi.org\/10.1007\/s11277-018-5385-2","relation":{},"ISSN":["0929-6212","1572-834X"],"issn-type":[{"value":"0929-6212","type":"print"},{"value":"1572-834X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,2,22]]},"assertion":[{"value":"22 February 2018","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}