{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,23]],"date-time":"2025-07-23T12:48:29Z","timestamp":1753274909802,"version":"3.37.3"},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2018,2,22]],"date-time":"2018-02-22T00:00:00Z","timestamp":1519257600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61774086","61376025"],"award-info":[{"award-number":["61774086","61376025"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004608","name":"Natural Science Foundation of Jiangsu Province","doi-asserted-by":"publisher","award":["BK20160806"],"award-info":[{"award-number":["BK20160806"]}],"id":[{"id":"10.13039\/501100004608","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Wireless Pers Commun"],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1007\/s11277-018-5606-8","type":"journal-article","created":{"date-parts":[[2018,2,22]],"date-time":"2018-02-22T04:28:16Z","timestamp":1519273696000},"page":"1787-1800","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":10,"title":["Compact and High Speed Architectures of KASUMI Block Cipher"],"prefix":"10.1007","volume":"106","author":[{"family":"Yasir","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ning","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zain Anwar","family":"Ali","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad Mujtaba","family":"Shaikh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad Rehan","family":"Yahya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad","family":"Aamir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,2,22]]},"reference":[{"key":"5606_CR1","unstructured":"3GPP. (2016). Specification of the 3\u00a0gpp confidentiality and interrity algorithms; Document 2: KASUMI specifications. Resource document 3GPPTS35.202, Version 13.0.0, Release 13. Accessed Apr 10, 2017."},{"key":"5606_CR2","unstructured":"3GPP. (2016). Specification of the MILENAGE algorithm set: An example algorithm set for the 3gpp authentication and key generation functions f1, f1*, f2, f3, f4, f5 and f5*; Document 1: General. Resource document 3GPP TS 35.205, Version 13.0.0, Release 13. Accessed Mar 21, 2017."},{"key":"5606_CR3","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E94.A.2628","author":"D Yamamoto","year":"2011","unstructured":"Yamamoto, D., Itoh, K., & Yajima, J. (2011). Compact architecture for ASIC and FPGA implementation of the KASUMI block cipher. IEICE Transaction Fundamentals. \n                    https:\/\/doi.org\/10.1587\/transfun.E94.A.2628\n                    \n                  .","journal-title":"IEICE Transaction Fundamentals"},{"key":"5606_CR4","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.3982","author":"Yasir","year":"2017","unstructured":"Yasir, Wu, N., Zhang, X. Q., & Yahya, M. R. (2017). Highly optimised reconfigurable hardware architecture of 64 bit block ciphers MISTY1 and KASUMI. IET Electonics Letters. \n                    https:\/\/doi.org\/10.1049\/el.2016.3982\n                    \n                  .","journal-title":"IET Electonics Letters"},{"key":"5606_CR5","doi-asserted-by":"publisher","DOI":"10.7763\/IJCCE.2013.V2.213","author":"NH Shaker","year":"2013","unstructured":"Shaker, N. H., Issa, H. H., Shehata, K. A., & Hashem, S. N. (2013). Design of F8 encryption algorithm based on customized KASUMI block cipher. International Journal of Computer and Communication Engineering. \n                    https:\/\/doi.org\/10.7763\/IJCCE.2013.V2.213\n                    \n                  .","journal-title":"International Journal of Computer and Communication Engineering"},{"key":"5606_CR6","doi-asserted-by":"publisher","unstructured":"Yasir, Wu, N., Siddiqui A. A. (2017). Performance comparison of KASUMI and hardware architecture optimization of f8 and f9 algorithms for 3g UMTS networks. In IEEE proceedings of 2017 14th international bhurban conference on applied science and technology. \n                    https:\/\/doi.org\/10.1109\/ibcast.2017.7868088\n                    \n                  .","DOI":"10.1109\/ibcast.2017.7868088"},{"key":"5606_CR7","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E93.A.3","author":"D Yamamoto","year":"2010","unstructured":"Yamamoto, D., Yajima, J., & K, Itoh. (2010). Compact architecture for ASIC implementation of MISTY1 block cipher. IEICE Transaction Fundamentals. \n                    https:\/\/doi.org\/10.1587\/transfun.E93.A.3\n                    \n                  .","journal-title":"IEICE Transaction Fundamentals"},{"key":"5606_CR8","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126618500378","author":"Yasir","year":"2017","unstructured":"Yasir, Wu, N., & Zhang, X. (2017). Compact hardware implementations of MISTY1 block cipher. Journal of Circuits, Systems and Computers. \n                    https:\/\/doi.org\/10.1142\/S0218126618500378\n                    \n                  .","journal-title":"Journal of Circuits, Systems and Computers"},{"key":"5606_CR9","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126605002337","author":"P Kitsos","year":"2005","unstructured":"Kitsos, P., Galanis, M. D., & Koufopavlou, O. (2005). An FPGA implementation of the GPRS encryption algorithm 3 (GEA3). Journal of Circuits, Systems and Computers. \n                    https:\/\/doi.org\/10.1142\/S0218126605002337\n                    \n                  .","journal-title":"Journal of Circuits, Systems and Computers"},{"key":"5606_CR10","doi-asserted-by":"publisher","unstructured":"Rjoub, A. & Ghabashneh, E. M. (2016). Low power\/high speed optimization approaches of MISTY algorithm. In IEEE proceedings of 5th international conference on electronic devices, systems and applications. \n                    https:\/\/doi.org\/10.1109\/icedsa.2016.7818520\n                    \n                  .","DOI":"10.1109\/icedsa.2016.7818520"},{"key":"5606_CR11","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2014.0101","author":"Q Liu","year":"2014","unstructured":"Liu, Q., Xu, Z., & Yuan, Y. (2014). High throughput and secure AES on FPGA with fine pipelining and enhanced key expansion. IET Computers and Digital Techniques. \n                    https:\/\/doi.org\/10.1049\/iet-cdt.2014.0101\n                    \n                  .","journal-title":"IET Computers and Digital Techniques"},{"key":"5606_CR12","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2014.2384039","author":"S Mathew","year":"2015","unstructured":"Mathew, S., Satpathy, S., Suresh, V., Anders, M., Kaul, H., Agarwal, A., et al. (2015). 340\u00a0mV\u20131.1\u00a0V 289\u00a0Gbps\/W, 2090-gate nano AES hardware accelerator with area-optimized encrypt\/decrypt GF (24)2 polynomials in 22\u00a0nm tri-gate CMOS. IEEE Journal of Solid-State Circuits. \n                    https:\/\/doi.org\/10.1109\/jssc.2014.2384039\n                    \n                  .","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"5606_CR13","first-page":"48","volume":"2433","author":"A Satoh","year":"2002","unstructured":"Satoh, A., & Morioka, S. (2002). Small and high-speed hardware architectures for 3GPP standard cipher KASUMI. Springer LNCS.,\n                           2433, 48\u201362.","journal-title":"Springer LNCS."},{"key":"5606_CR14","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2013.0010","author":"GS Athanasiou","year":"2013","unstructured":"Athanasiou, G. S., Michail, H. E., Theodoridis, G., & Goutis, C. E. (2013). Optimising the SHA-512 cryptographic hash function on FPGAs. IET Computers and Digital Techniques. \n                    https:\/\/doi.org\/10.1049\/iet-cdt.2013.0010\n                    \n                  .","journal-title":"IET Computers and Digital Techniques"},{"key":"5606_CR15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2016.7753566","author":"V-P Hoang","year":"2016","unstructured":"Hoang, V.-P., Dao, V. L., & Pham, C. K. (2016). A compact, ultra-low power AES-CCM IP core for wireless body area networks. IEEE International Conference on VLSI. \n                    https:\/\/doi.org\/10.1109\/VLSI-SoC.2016.7753566\n                    \n                  .","journal-title":"IEEE International Conference on VLSI"},{"key":"5606_CR16","doi-asserted-by":"publisher","unstructured":"Balderas-Contreras, T., & Cumpliclo, R. (2005). High performance encryption cores for 3G networks. In IEEE 42nd design automation conference. \n                    https:\/\/doi.org\/10.1145\/1065579.1065642\n                    \n                  .","DOI":"10.1145\/1065579.1065642"},{"key":"5606_CR17","doi-asserted-by":"publisher","unstructured":"Moradi, A., Poschmann, A., Ling, S., Paar, C., Wang, H. (2011). Pushing the limits: A very compact and a threshold implementation of AES. Springer LNCS advances in cryptology\u2014Eurocrypt 2011.\n                           \n                    https:\/\/doi.org\/10.1007\/978-3-642-20465-4_6\n                    \n                  .","DOI":"10.1007\/978-3-642-20465-4_6"},{"key":"5606_CR18","doi-asserted-by":"publisher","DOI":"10.1587\/elex.14.20170841","author":"Yasir","year":"2017","unstructured":"Yasir, Wu, N., Chen, X., Yahya, M. R., & Zhang, X. (2017). FPGA based highly efficient MISTY1 architecture. IEICE Electronics Express. \n                    https:\/\/doi.org\/10.1587\/elex.14.20170841\n                    \n                  .","journal-title":"IEICE Electronics Express"}],"container-title":["Wireless Personal Communications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11277-018-5606-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-018-5606-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-018-5606-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,22]],"date-time":"2019-05-22T15:55:40Z","timestamp":1558540540000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11277-018-5606-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2,22]]},"references-count":18,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2019,6]]}},"alternative-id":["5606"],"URL":"https:\/\/doi.org\/10.1007\/s11277-018-5606-8","relation":{},"ISSN":["0929-6212","1572-834X"],"issn-type":[{"type":"print","value":"0929-6212"},{"type":"electronic","value":"1572-834X"}],"subject":[],"published":{"date-parts":[[2018,2,22]]},"assertion":[{"value":"22 February 2018","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}