{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T03:14:23Z","timestamp":1768014863403,"version":"3.49.0"},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2018,4,12]],"date-time":"2018-04-12T00:00:00Z","timestamp":1523491200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Wireless Pers Commun"],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1007\/s11277-018-5724-3","type":"journal-article","created":{"date-parts":[[2018,4,12]],"date-time":"2018-04-12T11:12:36Z","timestamp":1523531556000},"page":"1855-1873","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":18,"title":["3D Multilayer Mesh NoC Communication and FPGA Synthesis"],"prefix":"10.1007","volume":"106","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0209-9206","authenticated-orcid":false,"given":"Adesh","family":"Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gaurav","family":"Verma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mukul Kumar","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad","family":"Salauddin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B. Khaleelu","family":"Rehman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deepak","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,4,12]]},"reference":[{"key":"5724_CR1","unstructured":"Ali, M., Welzl, M., Hessler, S., & Hellebrand, S. (2007). A fault tolerant mechanism for handling permanent and transient failures in a network on chip. In: Proceedings of the 4th international conference on information technology-new generations, Las Vegas, NV (pp. 1027\u20131032)."},{"issue":"2","key":"5724_CR2","first-page":"1","volume":"5","author":"S Bahirat","year":"2016","unstructured":"Bahirat, S., & Pasricha, S. (2016). A software framework for rapid application-specific hybrid photonic network-on-chip synthesis. MDPI Electronics,\n                           5(2), 1\u201324.","journal-title":"MDPI Electronics"},{"issue":"21","key":"5724_CR3","first-page":"20","volume":"43","author":"SD Chawade","year":"2012","unstructured":"Chawade, S. D., Gaikwad, M. A., & Patrikar, R. M. (2012). Review of XY routing algorithm for network-on-chip architecture. International Journal of Computer Applications,\n                           43(21), 20\u201324.","journal-title":"International Journal of Computer Applications"},{"issue":"8","key":"5724_CR4","first-page":"1499","volume":"32","author":"B Chemli","year":"2014","unstructured":"Chemli, B., & Zitouni, A. (2014). A turn model based router design for 3D network on chip. World Applied Sciences Journal,\n                           32(8), 1499\u20131505.","journal-title":"World Applied Sciences Journal"},{"key":"5724_CR5","unstructured":"Chtourou, S., Marrakchi, Z., Pangracious, V., Amouri, E., Mehrez, H., & Abid, M. (2015). Mesh of clusters FPGA architectures: exploration methodology and interconnect optimization. In: K. Sano, D. Soudris, M. H\u00fcbner, & P. Diniz (Eds.), Applied reconfigurable computing. ARC 2015. Lecture Notes in Computer Science (Vol. 9040). Cham: Springer."},{"key":"5724_CR6","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1016\/j.microrel.2012.08.011","volume":"53","author":"CT Ko","year":"2012","unstructured":"Ko, C. T., & Chen, K. N. (2012). Reliability of key technologies in 3D integration. Microelectronics Reliability,\n                           53, 7\u201312.","journal-title":"Microelectronics Reliability"},{"key":"5724_CR7","doi-asserted-by":"publisher","first-page":"538","DOI":"10.1016\/j.procs.2014.07.065","volume":"34","author":"H Elmiligi","year":"2014","unstructured":"Elmiligi, H., Gebali, F., & El Kharashi, M. W. (2014). Power-aware mapping for 3D-NoC designs using genetic algorithms. Procedia Computer Science,\n                           34, 538\u2013543.","journal-title":"Procedia Computer Science"},{"key":"5724_CR8","unstructured":"Jain, A., Dwivedi, R., Kumar, A., & Sharma, S. (2016). Scalable design and synthesis of 3D mesh network on chip. In: Proceeding of international conference on intelligent communication, control and devices, advances in intelligent systems and computing (Vol. 479, pp. 661\u2013666), Singapore: Springer."},{"issue":"9","key":"5724_CR9","first-page":"1092","volume":"14","author":"A Jain","year":"2016","unstructured":"Jain, A., Dwivedi, R., Kumar, A., & Sharma, S. (2016). Network on chip router for 2D mesh design. International Journal of Computer Science and Information Security,\n                           14(9), 1092\u20131109.","journal-title":"International Journal of Computer Science and Information Security"},{"key":"5724_CR10","doi-asserted-by":"publisher","DOI":"10.1007\/s11277-017-4660-y","author":"A Kumar","year":"2017","unstructured":"Kumar, A., Kuchhal, P., & Singhal, S. (2017). Five stage telecommunication switching design and synthesis. Wireless Personal Communication. \n                    https:\/\/doi.org\/10.1007\/s11277-017-4660-y\n                    \n                  .","journal-title":"Wireless Personal Communication"},{"key":"5724_CR11","doi-asserted-by":"publisher","first-page":"540","DOI":"10.1016\/j.procs.2015.03.099","volume":"45","author":"A Kumar","year":"2015","unstructured":"Kumar, A., Baruha, L., & Sabu, A. (2015). Rotator on chip (RoC) design based on ring topological NoC. Procedia Computer Science Journal,\n                           45, 540\u2013548.","journal-title":"Procedia Computer Science Journal"},{"issue":"4","key":"5724_CR12","first-page":"2249","volume":"4","author":"SV Parmar","year":"2015","unstructured":"Parmar, S. V., Kharche, R. B., Mamankar, P. V., & Raza, H. M. (2015). Architecture and design of 4\u2009\u00d7\u20094\u2009\u00d7\u20094 NoC for multicore SoC. International Journal of Engineering and Advanced Technology,\n                           4(4), 2249\u20138958.","journal-title":"International Journal of Engineering and Advanced Technology"},{"key":"5724_CR13","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/603059","author":"V Paulo de","year":"2010","unstructured":"de Paulo, V., & Ababei, C. (2010). 3D network on chip architectures using homogeneous meshes and heterogeneous floorplans. International Journal of Reconfigurable Computing. \n                    https:\/\/doi.org\/10.1155\/2010\/603059\n                    \n                  .","journal-title":"International Journal of Reconfigurable Computing"},{"issue":"10","key":"5724_CR14","doi-asserted-by":"publisher","first-page":"1081","DOI":"10.1109\/TVLSI.2007.893649","volume":"15","author":"VF Pavlidis","year":"2007","unstructured":"Pavlidis, V. F., & Friedman, E. G. (2007). 3D topologies for networks-on-chip. IEEE Transactions on VLSI Systems,\n                           15(10), 1081\u20131090.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"5724_CR15","doi-asserted-by":"publisher","first-page":"440","DOI":"10.1016\/j.jcss.2012.09.004","volume":"79","author":"AM Rahmani","year":"2013","unstructured":"Rahmani, A. M., Liljeberg, P., Plosila, J., & Tenhunen, H. (2013). Developing a power-efficient and low-cost 3DNoC using smart GALS-based vertical channels. Journal of Computer and System Sciences,\n                           79, 440\u2013456.","journal-title":"Journal of Computer and System Sciences"},{"key":"5724_CR16","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/978-1-4614-4274-5","volume-title":"Designing 2D and 3D network-on-chip architectures","author":"K Tatas","year":"2014","unstructured":"Tatas, K., Soudris, K. S. D., & Jantsch, A. (2014). Designing 2D and 3D network-on-chip architectures (pp. 1\u201345). New York: Springer."},{"key":"5724_CR17","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/509465","author":"WC Tsai","year":"2012","unstructured":"Tsai, W. C., Lan, Y. C., Hu, Y. H., & Chen, S. J. (2012). Networks on chips: structure and design methodologies. Journal of Electrical and Computer Engineering. \n                    https:\/\/doi.org\/10.1155\/2012\/509465\n                    \n                  .","journal-title":"Journal of Electrical and Computer Engineering"},{"issue":"4","key":"5724_CR18","doi-asserted-by":"publisher","first-page":"346","DOI":"10.1080\/17445760.2013.866236","volume":"29","author":"N Viswanathan","year":"2014","unstructured":"Viswanathan, N., Paramasivam, K., & Somasundaram, K. (2014). An optimized 3D topology for on-chip communications. International Journal of Parallel Emergent Distributed System,\n                           29(4), 346\u2013362.","journal-title":"International Journal of Parallel Emergent Distributed System"},{"key":"5724_CR19","doi-asserted-by":"publisher","first-page":"528","DOI":"10.1016\/j.sysarc.2013.03.005","volume":"59","author":"H Ying","year":"2013","unstructured":"Ying, H., Jaiswal, A., Hollstein, T., & Hofmann, K. (2013). Deadlock-free generic routing algorithms for 3-dimensional networks-on-chip with reduced vertical link density topologies. Journal of Systems Architecture,\n                           59, 528\u2013542.","journal-title":"Journal of Systems Architecture"},{"key":"5724_CR20","doi-asserted-by":"publisher","first-page":"1380","DOI":"10.1016\/j.mejo.2011.09.013","volume":"42","author":"A Zia","year":"2011","unstructured":"Zia, A., Kannan, S., Chao, H. J., & Rose, G. S. (2011). 3D NoC for many-core processors. Microelectronics Journal,\n                           42, 1380\u20131390.","journal-title":"Microelectronics Journal"}],"container-title":["Wireless Personal Communications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-018-5724-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11277-018-5724-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-018-5724-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,22]],"date-time":"2019-05-22T15:56:03Z","timestamp":1558540563000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11277-018-5724-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4,12]]},"references-count":20,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2019,6]]}},"alternative-id":["5724"],"URL":"https:\/\/doi.org\/10.1007\/s11277-018-5724-3","relation":{},"ISSN":["0929-6212","1572-834X"],"issn-type":[{"value":"0929-6212","type":"print"},{"value":"1572-834X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,4,12]]},"assertion":[{"value":"12 April 2018","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Compliance with Ethical Standards"}},{"value":"The authors declare that they have no conflict of interests.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}