{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,11]],"date-time":"2026-05-11T20:37:47Z","timestamp":1778531867808,"version":"3.51.4"},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2018,9,18]],"date-time":"2018-09-18T00:00:00Z","timestamp":1537228800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Wireless Pers Commun"],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1007\/s11277-018-5927-7","type":"journal-article","created":{"date-parts":[[2018,9,18]],"date-time":"2018-09-18T04:48:20Z","timestamp":1537246100000},"page":"2087-2098","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Heuristic and Statistical Power Estimation Model for FPGA Based Wireless Systems"],"prefix":"10.1007","volume":"106","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7350-0813","authenticated-orcid":false,"given":"Gaurav","family":"Verma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tarun","family":"Singhal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rahul","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shivam","family":"Chauhan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sushant","family":"Shekhar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bishwajeet","family":"Pandey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D. M.","family":"Akbar Hussain","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,9,18]]},"reference":[{"issue":"2","key":"5927_CR1","doi-asserted-by":"publisher","first-page":"365","DOI":"10.1007\/s11277-016-3897-1","volume":"95","author":"G Verma","year":"2017","unstructured":"Verma, G., Kumar, M., & Khare, V. (2017). Low power synthesis and validation of an embedded multiplier for FPGA based wireless communication system. Wireless Personal Communication,\n                           95(2), 365\u2013373.","journal-title":"Wireless Personal Communication"},{"key":"5927_CR2","unstructured":"Zhou, G., Guo, B., Gao, X., Ma, J., He, H., & Yan, Y. (2015). A FPGA power estimation model based on bp neural method. In International conference on intelligent information hiding and multimedia signal processing (pp. 251\u2013254)."},{"key":"5927_CR3","unstructured":"Deng, L., Sobti, K., & Chakrabarti, C. (2011). Accurate models for estimating area and power of FPGA implementations. In Proceedings of IEEE international conference on acoustics speech and signal processing (pp. 1417\u20131420)."},{"issue":"5","key":"5927_CR4","doi-asserted-by":"publisher","first-page":"835","DOI":"10.1109\/TVLSI.2009.2015326","volume":"18","author":"R Jevtic","year":"2010","unstructured":"Jevtic, R., & Carreras, C. (2010). Power estimation of embedded multiplier blocks in FPGAs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems,\n                           18(5), 835\u2013839.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"5927_CR5","unstructured":"Choy, N. C. K., & Wilton, S. J. E. (2006). Activity-based power estimation and characterization of DSP and multiplier blocks in FPGAs. In Proceedings of FPT (pp. 253\u2013256)."},{"key":"5927_CR6","doi-asserted-by":"crossref","unstructured":"Ell\u00b4eouet, D., Julien, N., Houzet, D., Cousin, J. G., & Martin, E. (2004). Power consumption characterization and modelling of embedded memories in Xilinx Virtex 400E FPGA. In Proceedings of the EUROMICRO systems on digital system design (pp. 394\u2013401).","DOI":"10.1109\/DSD.2004.1333302"},{"issue":"17","key":"5927_CR7","first-page":"IPL063","volume":"8","author":"G Verma","year":"2015","unstructured":"Verma, G., Kumar, M., & Khare, V. (2015). Low power techniques for digital system design. Indian Journal of Science and Technology,\n                           8(17), IPL063.","journal-title":"Indian Journal of Science and Technology"},{"key":"5927_CR8","doi-asserted-by":"crossref","unstructured":"Mishra, S., & Verma, G. (2013). Low power and area efficient implementation of BCD adder on FPGA. In Proceeding of IEEE international conference on signal processing and communication (pp. 461\u2013465).","DOI":"10.1109\/ICSPCom.2013.6719834"},{"key":"5927_CR9","doi-asserted-by":"crossref","unstructured":"Shinde, J., & Salankar, S. S. (2011). Clock gating-A power optimizing technique for VLSI circuits. In Proceedings of annual IEEE India conference (pp. 1\u20134).","DOI":"10.1109\/INDCON.2011.6139440"},{"key":"5927_CR10","doi-asserted-by":"crossref","unstructured":"Castro, J., Parra, P., & Acosta, A. J., (2010). Optimization of clock-gating structures for low-leakage high-performance applications. In Proceedings of IEEE international symposium on efficient embedded computing (pp. 3220\u20133223).","DOI":"10.1109\/ISCAS.2010.5537934"},{"key":"5927_CR11","doi-asserted-by":"crossref","unstructured":"Teng, S. K., & Soin, N. (2010). Regional clock gate splitting algorithm for clock tree synthesis. In Proceedings of IEEE international conference on semiconductor electronics (pp. 131\u2013134).","DOI":"10.1109\/SMELEC.2010.5549384"},{"issue":"1","key":"5927_CR12","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1109\/TCAD.2004.839489","volume":"24","author":"P Babighian","year":"2005","unstructured":"Babighian, P., Benini, L., & Macii, E. (2005). A scalable algorithm for RTL insertion of gated clocks based on ODCs computation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,\n                           24(1), 29\u201342.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"5927_CR13","doi-asserted-by":"crossref","unstructured":"Huda, S., Mallick, M., & Anderson, J. H. (2009). Clock gating architectures for FPGA power reduction. In Proceedings of IEEE international conference on field programmable logic and applications (pp 112\u2013118).","DOI":"10.1109\/FPL.2009.5272538"},{"key":"5927_CR14","unstructured":"Xilinx, San Jose, CA. (2003). Using embedded multipliers in Spartan-3 FPGA, Xilinx Appl. Note XAPP467, v.1.1."},{"issue":"3","key":"5927_CR15","doi-asserted-by":"publisher","first-page":"569","DOI":"10.1007\/s11277-014-1725-z","volume":"76","author":"T Kumar","year":"2014","unstructured":"Kumar, T., Pandey, B., Das, T., & Chowdhry, B. S. (2014). Mobile DDR IO standard based high performance energy efficient portable ALU design on FPGA. Wireless Personal Communications,\n                           76(3), 569\u2013578.","journal-title":"Wireless Personal Communications"},{"issue":"1","key":"5927_CR16","doi-asserted-by":"publisher","first-page":"671","DOI":"10.1007\/s11277-015-2801-8","volume":"83","author":"T Kumar","year":"2015","unstructured":"Kumar, T., Pandey, B., Musavi, S. H. A., & Zaman, N. (2015). CTHS based energy efficient thermal aware image ALU design on FPGA. Wireless Personal Communications,\n                           83(1), 671\u2013696.","journal-title":"Wireless Personal Communications"}],"container-title":["Wireless Personal Communications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-018-5927-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11277-018-5927-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-018-5927-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,17]],"date-time":"2019-09-17T19:06:12Z","timestamp":1568747172000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11277-018-5927-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9,18]]},"references-count":16,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2019,6]]}},"alternative-id":["5927"],"URL":"https:\/\/doi.org\/10.1007\/s11277-018-5927-7","relation":{},"ISSN":["0929-6212","1572-834X"],"issn-type":[{"value":"0929-6212","type":"print"},{"value":"1572-834X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,9,18]]},"assertion":[{"value":"18 September 2018","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}