{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T14:55:01Z","timestamp":1775746501755,"version":"3.50.1"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2020,5,19]],"date-time":"2020-05-19T00:00:00Z","timestamp":1589846400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,5,19]],"date-time":"2020-05-19T00:00:00Z","timestamp":1589846400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Wireless Pers Commun"],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1007\/s11277-020-07471-3","type":"journal-article","created":{"date-parts":[[2020,5,19]],"date-time":"2020-05-19T04:17:50Z","timestamp":1589861870000},"page":"3067-3089","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":12,"title":["Optimized Pipelined Fast Fourier Transform Using Split and Merge Parallel Processing Units for OFDM"],"prefix":"10.1007","volume":"117","author":[{"given":"G.","family":"Prasanna Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B. T.","family":"Krishna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Pushpa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,5,19]]},"reference":[{"key":"7471_CR1","volume-title":"Theory and application of digital signal processing","author":"LR Rabiner","year":"1975","unstructured":"Rabiner, L. R., & Gold, B. (1975). Theory and application of digital signal processing. Englewood Cliffs, NJ: Prentice-Hall Inc."},{"issue":"4","key":"7471_CR2","doi-asserted-by":"publisher","first-page":"739","DOI":"10.1007\/s11277-010-0216-0","volume":"64","author":"W Guan","year":"2012","unstructured":"Guan, W., & Xiang, H. (2012). Low-complexity channel estimation using short-point FFT\/IFFT for an iterative receiver in an LDPC-coded OFDM system. Wireless Personal Communications, 64(4), 739\u2013747.","journal-title":"Wireless Personal Communications"},{"issue":"90","key":"7471_CR3","doi-asserted-by":"publisher","first-page":"297","DOI":"10.1090\/S0025-5718-1965-0178586-1","volume":"19","author":"JW Cooley","year":"1965","unstructured":"Cooley, J. W., & Tukey, J. W. (1965). An algorithm for the machine calculation of complex Fourier series. Mathematics of Computation, 19(90), 297\u2013301.","journal-title":"Mathematics of Computation"},{"key":"7471_CR4","doi-asserted-by":"publisher","first-page":"414","DOI":"10.1109\/TC.1984.1676458","volume":"5","author":"EH Wold","year":"1984","unstructured":"Wold, E. H., & Despain, A. M. (1984). Pipeline and parallel-pipeline FFT processors for VLSI implementations. IEEE Transactions on Computers, 5, 414\u2013426.","journal-title":"IEEE Transactions on Computers"},{"key":"7471_CR5","doi-asserted-by":"crossref","unstructured":"Hassan, S. L. M., Sulaiman, N., & Halim, I. S. A. (2018) Low power pipelined FFT processor architecture on FPGA. In 2018 9th IEEE control and system graduate research colloquium (ICSGRC) (pp. 31\u201334).","DOI":"10.1109\/ICSGRC.2018.8657583"},{"issue":"12","key":"7471_CR6","doi-asserted-by":"publisher","first-page":"1982","DOI":"10.1109\/29.45545","volume":"37","author":"G Bi","year":"1989","unstructured":"Bi, G., & Jones, E. V. (1989). A pipelined FFT processor for word-sequential data. IEEE Transactions on Acoustics, Speech and Signal Processing, 37(12), 1982\u20131985.","journal-title":"IEEE Transactions on Acoustics, Speech and Signal Processing"},{"issue":"1","key":"7471_CR7","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1109\/4.109555","volume":"27","author":"KK Parhi","year":"1992","unstructured":"Parhi, K. K., Wang, C.-Y., & Brown, A. P. (1992). Synthesis of control circuits in folded pipelined DSP architectures. IEEE Journal of Solid-State Circuits, 27(1), 29\u201343.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"2\u20133","key":"7471_CR8","doi-asserted-by":"publisher","first-page":"165","DOI":"10.1007\/BF00925120","volume":"4","author":"EE Swartzlander","year":"1992","unstructured":"Swartzlander, E. E., Jain, V. K., & Hikawa, H. (1992). A radix-8 wafer scale FFT processor. Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology, 4(2\u20133), 165\u2013176.","journal-title":"Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology"},{"issue":"3","key":"7471_CR9","doi-asserted-by":"publisher","first-page":"419","DOI":"10.3390\/electronics3030419","volume":"3","author":"M Sundararajan","year":"2014","unstructured":"Sundararajan, M., & Govindaswamy, U. (2014). Multicarrier spread spectrum modulation schemes and efficient FFT algorithms for cognitive radio systems. Electronics, 3(3), 419\u2013443.","journal-title":"Electronics"},{"issue":"3","key":"7471_CR10","doi-asserted-by":"publisher","first-page":"648","DOI":"10.1109\/TBC.2017.2786032","volume":"64","author":"AS Thyagaturu","year":"2018","unstructured":"Thyagaturu, A. S., Alharbi, Z., & Reisslein, M. (2018). R-FFT: Function split at IFFT\/FFT in unified LTE CRAN and cable access network. IEEE Transactions on Broadcasting, 64(3), 648\u2013665.","journal-title":"IEEE Transactions on Broadcasting"},{"issue":"1","key":"7471_CR11","doi-asserted-by":"publisher","first-page":"118","DOI":"10.1109\/TCSI.2017.2725338","volume":"65","author":"X-Y Shih","year":"2017","unstructured":"Shih, X.-Y., Chou, H.-R., & Liu, Y.-Q. (2017). VLSI design and implementation of reconfigurable 46-mode combined-radix-based FFT hardware architecture for 3GPP-LTE applications. IEEE Transactions on Circuits and Systems I: Regular Papers, 65(1), 118\u2013129.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"10","key":"7471_CR12","doi-asserted-by":"publisher","first-page":"3863","DOI":"10.1109\/TCSI.2019.2918403","volume":"66","author":"H Kanders","year":"2019","unstructured":"Kanders, H., Mellqvist, T., Garrido, M., Palmkvist, K., & Gustafsson, O. (2019). A 1 million-Point FFT on a single FPGA. IEEE Transactions on Circuits and Systems I: Regular Papers, 66(10), 3863\u20133873.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"7471_CR13","doi-asserted-by":"crossref","unstructured":"Yazicioglu, R. F., Merken, P., Puers, R., & Van Hoof, C. (2006). Low-power low-noise 8-channel EEG front-end ASIC for ambulatory acquisition systems. In 2006 proceedings of the 32nd European solid-state circuits conference (pp. 247\u2013250).","DOI":"10.1109\/ESSCIR.2006.307577"},{"issue":"4","key":"7471_CR14","doi-asserted-by":"publisher","first-page":"983","DOI":"10.1109\/TVLSI.2018.2883642","volume":"27","author":"SM Noor","year":"2018","unstructured":"Noor, S. M., John, E., & Panday, M. (2018). Design and implementation of an ultralow-energy FFT ASIC for processing ECG in cardiac pacemakers. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 27(4), 983\u2013987.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"4","key":"7471_CR15","doi-asserted-by":"publisher","first-page":"1181","DOI":"10.1109\/78.752621","volume":"47","author":"BR Sekhar","year":"1999","unstructured":"Sekhar, B. R., & Prabhu, K. M. M. (1999). Radix-2 decimation-in-frequency algorithm for the computation of the real-valued FFT. IEEE Transactions on Signal Processing, 47(4), 1181\u20131184.","journal-title":"IEEE Transactions on Signal Processing"},{"key":"7471_CR16","unstructured":"Andersson, R. (2013). FFT hardware architectures with reduced twiddle factor sets."},{"issue":"4","key":"7471_CR17","doi-asserted-by":"publisher","first-page":"499","DOI":"10.1049\/ip-cdt:20041224","volume":"152","author":"Y-T Lin","year":"2005","unstructured":"Lin, Y.-T., Tsai, P.-Y., & Chiueh, T.-D. (2005). Low-power variable-length fast Fourier transform processor. IEE Proceedings-Computers and Digital Techniques, 152(4), 499\u2013506.","journal-title":"IEE Proceedings-Computers and Digital Techniques"},{"issue":"3","key":"7471_CR18","doi-asserted-by":"publisher","first-page":"864","DOI":"10.1109\/TSP.2002.806904","volume":"51","author":"W-C Yeh","year":"2003","unstructured":"Yeh, W.-C., & Jen, C.-W. (2003). High-speed and low-power split-radix FFT. IEEE Transactions on Signal Processing, 51(3), 864\u2013874.","journal-title":"IEEE Transactions on Signal Processing"},{"issue":"7","key":"7471_CR19","doi-asserted-by":"publisher","first-page":"585","DOI":"10.1109\/TCSII.2006.875306","volume":"53","author":"L Yang","year":"2006","unstructured":"Yang, L., Zhang, K., Liu, H., Huang, J., & Huang, S. (2006). An efficient locally pipelined FFT processor. IEEE Transactions on Circuits and Systems II Express Briefs, 53(7), 585\u2013589.","journal-title":"IEEE Transactions on Circuits and Systems II Express Briefs"},{"key":"7471_CR20","doi-asserted-by":"crossref","unstructured":"Shin, M., & Lee, H. (2008). A high-speed four-parallel radix-2 4 FFT\/IFFT processor for UWB applications. In 2008 IEEE international symposium on circuits and systems (pp. 960\u2013963).","DOI":"10.1109\/ISCAS.2008.4541579"},{"issue":"9","key":"7471_CR21","doi-asserted-by":"publisher","first-page":"2422","DOI":"10.1109\/TCSI.2013.2246251","volume":"60","author":"M Ayinala","year":"2013","unstructured":"Ayinala, M., & Parhi, K. K. (2013). FFT architectures for real-valued signals based on radix-23 and radix-24 algorithms. IEEE Transactions on Circuits and Systems I: Regular Papers, 60(9), 2422\u20132430.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"12","key":"7471_CR22","doi-asserted-by":"publisher","first-page":"2634","DOI":"10.1109\/TCSI.2009.2017125","volume":"56","author":"M Garrido","year":"2009","unstructured":"Garrido, M., Parhi, K. K., & Grajal, J. (2009). A pipelined FFT architecture for real-valued signals. IEEE Transactions on Circuits and Systems I: Regular Papers, 56(12), 2634\u20132643.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"4","key":"7471_CR23","first-page":"720","volume":"21","author":"K-J Yang","year":"2012","unstructured":"Yang, K.-J., Tsai, S.-H., & Chuang, G. C. H. (2012). MDC FFT\/IFFT processor with variable length for MIMO\u2013OFDM systems. IEEE Transactions on Circuits and Systems I: Regular Papers, 21(4), 720\u2013731.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"7471_CR24","doi-asserted-by":"crossref","unstructured":"Langemeyer, S., Pirsch, P., & Blume, H. (2011). A FPGA architecture for real-time processing of variable-length FFTs. In 2011 IEEE international conference on acoustics, speech and signal processing (ICASSP) (pp. 1705\u20131708).","DOI":"10.1109\/ICASSP.2011.5946829"},{"issue":"6","key":"7471_CR25","doi-asserted-by":"publisher","first-page":"1068","DOI":"10.1109\/TVLSI.2011.2147338","volume":"20","author":"M Ayinala","year":"2012","unstructured":"Ayinala, M., Brown, M., & Parhi, K. K. (2012). Pipelined parallel FFT architectures via folding transformation. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20(6), 1068\u20131081.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"1","key":"7471_CR26","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1109\/TVLSI.2011.2178275","volume":"21","author":"M Garrido","year":"2011","unstructured":"Garrido, M., Grajal, J., Sanchez, M. A., & Gustafsson, O. (2011). Pipelined radix-2k feedforward FFT architectures. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 21(1), 23\u201332.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"8","key":"7471_CR27","doi-asserted-by":"publisher","first-page":"507","DOI":"10.1109\/TCSII.2013.2268411","volume":"60","author":"SA Salehi","year":"2013","unstructured":"Salehi, S. A., Amirfattahi, R., & Parhi, K. K. (2013). Pipelined architectures for real-valued FFT and hermitian-symmetric IFFT with real datapaths. IEEE Transactions on Circuits and Systems II: Express Briefs, 60(8), 507\u2013511.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"issue":"6","key":"7471_CR28","doi-asserted-by":"publisher","first-page":"2402","DOI":"10.1109\/TVLSI.2015.2504391","volume":"24","author":"AX Glittas","year":"2016","unstructured":"Glittas, A. X., Sellathurai, M., & Lakshminarayanan, G. (2016). A normal I\/O order radix-2 FFT architecture to process twin data streams for MIMO. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 24(6), 2402\u20132406.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"7","key":"7471_CR29","doi-asserted-by":"publisher","first-page":"116","DOI":"10.3390\/electronics7070116","volume":"7","author":"J Nash","year":"2018","unstructured":"Nash, J. (2018). Distributed-memory-based FFT architecture and FPGA implementations. Electronics, 7(7), 116.","journal-title":"Electronics"},{"issue":"8","key":"7471_CR30","doi-asserted-by":"publisher","first-page":"137","DOI":"10.3390\/electronics7080137","volume":"7","author":"H Nguyen","year":"2018","unstructured":"Nguyen, H., Khan, S., Kim, C.-H., & Kim, J.-M. (2018). A Pipelined FFT processor using an optimal hybrid rotation scheme for complex multiplication: Design, FPGA implementation and analysis. Electronics, 7(8), 137.","journal-title":"Electronics"},{"issue":"10","key":"7471_CR31","doi-asserted-by":"publisher","first-page":"2869","DOI":"10.1109\/TCSI.2014.2327271","volume":"61","author":"S-G Chen","year":"2014","unstructured":"Chen, S.-G., Huang, S.-J., Garrido, M., & Jou, S.-J. (2014). Continuous-flow parallel bit-reversal circuit for MDF and MDC FFT architectures. IEEE Transactions on Circuits and Systems I: Regular Papers, 61(10), 2869\u20132877.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"7471_CR32","doi-asserted-by":"crossref","unstructured":"Tang, T., Pan, J., Yang, D., & Wang, E. (2018). Frequency measurement by FFT based on FPGA. In 2018 IEEE 3rd advanced information technology, electronic and automation control conference (IAEAC) (pp. 453\u2013456).","DOI":"10.1109\/IAEAC.2018.8577876"}],"container-title":["Wireless Personal Communications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-020-07471-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11277-020-07471-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-020-07471-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,18]],"date-time":"2021-05-18T23:33:00Z","timestamp":1621380780000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11277-020-07471-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5,19]]},"references-count":32,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2021,4]]}},"alternative-id":["7471"],"URL":"https:\/\/doi.org\/10.1007\/s11277-020-07471-3","relation":{},"ISSN":["0929-6212","1572-834X"],"issn-type":[{"value":"0929-6212","type":"print"},{"value":"1572-834X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,5,19]]},"assertion":[{"value":"19 May 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}