{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,19]],"date-time":"2026-09-19T11:41:50Z","timestamp":1789818110881,"version":"4.0.1"},"reference-count":22,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2022,1,31]],"date-time":"2022-01-31T00:00:00Z","timestamp":1643587200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,1,31]],"date-time":"2022-01-31T00:00:00Z","timestamp":1643587200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Wireless Pers Commun"],"published-print":{"date-parts":[[2022,3]]},"DOI":"10.1007\/s11277-021-09201-9","type":"journal-article","created":{"date-parts":[[2022,1,31]],"date-time":"2022-01-31T00:03:41Z","timestamp":1643587421000},"page":"1573-1591","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":11,"title":["Design of a Dynamic ADC Comparator with Low Power and Low Delay Time for IoT Application"],"prefix":"10.1007","volume":"123","author":[{"given":"Sajad","family":"Nejadhasan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zahra","family":"Mehrabi-Moghadam","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ebrahim","family":"Abiri","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohammad Reza","family":"Salehi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2022,1,31]]},"reference":[{"issue":"2","key":"9201_CR1","doi-asserted-by":"publisher","first-page":"3203","DOI":"10.1007\/s11277-017-4670-9","volume":"97","author":"A Ghorbani","year":"2017","unstructured":"Ghorbani, A., & Ghaznavi-Ghoushchi, M. (2017). A novel fully differential CMOS Class-E power amplifier with higher output power and efficiency for IoT application. Wireless Personal Communications, 97(2), 3203\u20133213.","journal-title":"Wireless Personal Communications"},{"issue":"4","key":"9201_CR2","doi-asserted-by":"publisher","first-page":"2105","DOI":"10.1007\/s11277-018-5807-1","volume":"101","author":"MK Singh","year":"2018","unstructured":"Singh, M. K., & Akashe, S. (2018). Design and enactment of diverse low power techniques based schmitt trigger. Wireless Personal Communications, 101(4), 2105\u20132125.","journal-title":"Wireless Personal Communications"},{"issue":"11","key":"9201_CR3","doi-asserted-by":"publisher","first-page":"e22419","DOI":"10.1002\/mmce.22419","volume":"30","author":"S Nejadhasan","year":"2020","unstructured":"Nejadhasan, S., Zaheri, F., Abiri, E., &  Salehi, M. R. (2020). PVT-compensated low-voltage and low-power CMOS LNA for IoT applications. International Journal of RF and Microwave Computer-Aided Engineering, 30(11), e22419. https:\/\/doi.org\/10.1002\/mmce.22419.","journal-title":"International Journal of RF and Microwave Computer-Aided Engineering"},{"key":"9201_CR4","doi-asserted-by":"publisher","first-page":"154042","DOI":"10.1016\/j.aeue.2021.154042","volume":"143","author":"S Nejadhasan","year":"2022","unstructured":"Nejadhasan, S., Zaheri, F., Abiri, E., &  Salehi, M. R. (2022). PVT-compensated low voltage LNA based on variable current source for low power applications. AEU - International Journal of Electronics and Communications, 143, 154042. https:\/\/doi.org\/10.1016\/j.aeue.2021.154042.","journal-title":"AEU - International Journal of Electronics and Communications"},{"issue":"2","key":"9201_CR5","doi-asserted-by":"publisher","first-page":"375","DOI":"10.1007\/s10470-017-1046-8","volume":"93","author":"B Ghanavati","year":"2017","unstructured":"Ghanavati, B., Abiri, E., Salehi, M. R., Keyhani, A., & Sanyal, A. (2017). LSB split capacitor SAR ADC with 99.2% switching energy reduction. Analog Integrated Circuits and Signal Processing, 93(2), 375\u2013382.","journal-title":"Analog Integrated Circuits and Signal Processing"},{"issue":"5","key":"9201_CR6","doi-asserted-by":"publisher","first-page":"1158","DOI":"10.1109\/TCSI.2013.2239175","volume":"60","author":"J Lu","year":"2013","unstructured":"Lu, J., & Holleman, J. (2013). A low-power high-precision comparator with time-domain bulk-tuned offset cancellation. IEEE Transactions on Circuits and Systems I: Regular Papers, 60(5), 1158\u20131167.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"7","key":"9201_CR7","doi-asserted-by":"publisher","first-page":"1301","DOI":"10.1109\/TVLSI.2014.2337236","volume":"23","author":"T Rabuske","year":"2015","unstructured":"Rabuske, T., Rabuske, F., Fernandes, J., & Rodrigues, C. (2015). An 8-bit 0.35-V 5.04-fJ\/conversion-step SAR ADC with background self-calibration of comparator offset. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23(7), 1301\u20131307.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"2","key":"9201_CR8","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1007\/s10470-010-9515-3","volume":"66","author":"SU Ay","year":"2011","unstructured":"Ay, S. U. (2011). A sub-1\u00e1Volt 10-bit supply boosted SAR ADC design in standard CMOS. Analog Integrated Circuits and Signal Processing, 66(2), 213\u2013221.","journal-title":"Analog Integrated Circuits and Signal Processing"},{"issue":"2","key":"9201_CR9","doi-asserted-by":"publisher","first-page":"343","DOI":"10.1109\/TVLSI.2013.2241799","volume":"22","author":"S Babayan-Mashhadi","year":"2014","unstructured":"Babayan-Mashhadi, S., & Lotfi, R. (2014). Analysis and design of a low-voltage low-power double-tail comparator. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 22(2), 343\u2013352.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"2","key":"9201_CR10","doi-asserted-by":"publisher","first-page":"159","DOI":"10.1007\/s10470-015-0632-x","volume":"86","author":"P Bahmanyar","year":"2016","unstructured":"Bahmanyar, P., Maymandi-Nejad, M., Hosseini-Khayat, S., & Berekovic, M. (2016). Design and analysis of an ultra-low-power double-tail latched comparator for biomedical applications. Analog Integrated Circuits and Signal Processing, 86(2), 159\u2013169.","journal-title":"Analog Integrated Circuits and Signal Processing"},{"key":"9201_CR11","doi-asserted-by":"crossref","unstructured":"Chan, C.-H., Zhu, Y., Chio, U.-F., Sin, S.-W., Seng-Pan, U., & Martins, R. P. A reconfigurable low-noise dynamic comparator with offset calibration in 90nm CMOS. In IEEE Asian Solid-State Circuits Conference 2011, 2011 (pp. 233\u2013236): IEEE","DOI":"10.1109\/ASSCC.2011.6123645"},{"key":"9201_CR12","doi-asserted-by":"crossref","unstructured":"Abbas, M., Furukawa, Y., Komatsu, S., Takahiro, J. Y., & Asada, K. Clocked comparator for high-speed applications in 65nm technology. In 2010 IEEE Asian Solid-State Circuits Conference, 2010 (pp. 1\u20134): IEEE","DOI":"10.1109\/ASSCC.2010.5716609"},{"issue":"2","key":"9201_CR13","doi-asserted-by":"publisher","first-page":"134","DOI":"10.1049\/el.2014.3272","volume":"51","author":"J Gao","year":"2015","unstructured":"Gao, J., Li, G., & Li, Q. (2015). High-speed low-power common-mode insensitive dynamic comparator. Electronics Letters, 51(2), 134\u2013136.","journal-title":"Electronics Letters"},{"issue":"23","key":"9201_CR14","doi-asserted-by":"publisher","first-page":"1914","DOI":"10.1049\/el.2015.2796","volume":"51","author":"D Xu","year":"2015","unstructured":"Xu, D., Xu, S., & Chen, G. (2015). High-speed low-power and low-power supply voltage dynamic comparator. Electronics Letters, 51(23), 1914\u20131916.","journal-title":"Electronics Letters"},{"issue":"7","key":"9201_CR15","doi-asserted-by":"publisher","first-page":"1148","DOI":"10.1109\/JSSC.2004.829399","volume":"39","author":"B Wicht","year":"2004","unstructured":"Wicht, B., Nirschl, T., & Schmitt-Landsiedel, D. (2004). Yield and speed optimization of a latch-type voltage sense amplifier. IEEE Journal of solid-state circuits, 39(7), 1148\u20131158.","journal-title":"IEEE Journal of solid-state circuits"},{"issue":"5","key":"9201_CR16","doi-asserted-by":"publisher","first-page":"837","DOI":"10.1109\/JSSC.2004.826317","volume":"39","author":"K-L Wong","year":"2004","unstructured":"Wong, K.-L., & Yang, C.-K. (2004). Offset compensation in comparators with minimum input-referred supply noise. IEEE Journal of solid-state circuits, 39(5), 837\u2013840.","journal-title":"IEEE Journal of solid-state circuits"},{"key":"9201_CR17","doi-asserted-by":"crossref","unstructured":"Schinkel, D., Mensink, E., Klumperink, E., Van Tuijl, E., & Nauta, B. A double-tail latch-type voltage sense amplifier with 18ps setup+ hold time. In 2007 IEEE international solid-state circuits conference. Digest of technical papers, 2007 (pp. 314\u2013605): IEEE","DOI":"10.1109\/ISSCC.2007.373420"},{"key":"9201_CR18","doi-asserted-by":"publisher","DOI":"10.1109\/9780470547106","volume-title":"CMOS: circuit design, layout, and simulation","author":"RJ Baker","year":"2008","unstructured":"Baker, R. J. (2008). CMOS: circuit design, layout, and simulation (Vol. 1). New York: John Wiley & Sons."},{"issue":"5","key":"9201_CR19","doi-asserted-by":"publisher","first-page":"383","DOI":"10.1016\/j.mejo.2015.03.002","volume":"46","author":"MR Salehi","year":"2015","unstructured":"Salehi, M. R., Dastanian, R., Abiri, E., & Nejadhasan, S. (2015). A 1.58 nW power consumption and 34.45 ppm\/\u00b0C temperature coefficient bandgap reference (BGR) for subblocks of RFID tag. Microelectronics Journal, 46(5), 383\u2013389.","journal-title":"Microelectronics Journal"},{"issue":"2","key":"9201_CR20","doi-asserted-by":"publisher","first-page":"301","DOI":"10.1007\/s10470-016-0916-9","volume":"90","author":"G de La Fuente-Cortes","year":"2017","unstructured":"de La Fuente-Cortes, G., Flores-Verdad, G. E., Gonzalez-Diaz, V. R., & Diaz-Mendez, A. (2017). A new CMOS comparator robust to process and temperature variations for SAR ADC converters. Analog Integrated Circuits and Signal Processing, 90(2), 301\u2013308.","journal-title":"Analog Integrated Circuits and Signal Processing"},{"issue":"12","key":"9201_CR21","doi-asserted-by":"publisher","first-page":"2456","DOI":"10.1587\/transfun.E93.A.2456","volume":"93","author":"X Zhu","year":"2010","unstructured":"Zhu, X., Chen, Y., Kibune, M., Tomita, Y., Hamada, T., Tamura, H., et al. (2010). A dynamic offset control technique for comparator design in scaled CMOS technology. IEICE transactions on fundamentals of electronics, communications and computer sciences, 93(12), 2456\u20132462.","journal-title":"IEICE transactions on fundamentals of electronics, communications and computer sciences"},{"issue":"11","key":"9201_CR22","first-page":"810","volume":"56","author":"B Goll","year":"2009","unstructured":"Goll, B., & Zimmermann, H. (2009). A comparator with reduced delay time in 65-nm CMOS for supply voltages down to 0.65 V. IEEE Transactions on Circuits and Systems II: Express Briefs, 56(11), 810\u2013814.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"}],"container-title":["Wireless Personal Communications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-021-09201-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11277-021-09201-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-021-09201-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,8]],"date-time":"2022-03-08T14:31:17Z","timestamp":1646749877000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11277-021-09201-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,1,31]]},"references-count":22,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2022,3]]}},"alternative-id":["9201"],"URL":"https:\/\/doi.org\/10.1007\/s11277-021-09201-9","relation":{},"ISSN":["0929-6212","1572-834X"],"issn-type":[{"value":"0929-6212","type":"print"},{"value":"1572-834X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,1,31]]},"assertion":[{"value":"9 October 2021","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"31 January 2022","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}