{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T13:44:57Z","timestamp":1743515097278,"version":"3.37.3"},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2021,11,5]],"date-time":"2021-11-05T00:00:00Z","timestamp":1636070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,11,5]],"date-time":"2021-11-05T00:00:00Z","timestamp":1636070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Wireless Pers Commun"],"published-print":{"date-parts":[[2022,4]]},"DOI":"10.1007\/s11277-021-09296-0","type":"journal-article","created":{"date-parts":[[2021,11,5]],"date-time":"2021-11-05T03:02:31Z","timestamp":1636081351000},"page":"3433-3448","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["An Efficient FIR Filter Based on Hardware Sharing Architecture Using CSD Coefficient Grouping for Wireless Application"],"prefix":"10.1007","volume":"123","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8283-1497","authenticated-orcid":false,"given":"Ajeet Kumar","family":"Srivastava","sequence":"first","affiliation":[]},{"given":"Krishna","family":"Raj","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,11,5]]},"reference":[{"key":"9296_CR1","doi-asserted-by":"crossref","unstructured":"Hartley, R. I. (1996). Subexpression sharing in filters using canonic signed digit multipliers. IEEE Transactions on Circuits Systems II, Analog Digital Signal Processing,43(10), 677\u2013688.","DOI":"10.1109\/82.539000"},{"issue":"1","key":"9296_CR2","doi-asserted-by":"publisher","first-page":"212","DOI":"10.1016\/j.jestch.2015.06.006","volume":"19","author":"A Chandra","year":"2016","unstructured":"Chandra, A., & Chattopadhyay, S. (2016). Design of hardware efficient FIR filter: A review of the state-of-the-art approaches. Engineering Science and Technology, an International Journal, 19(1), 212\u2013226. https:\/\/doi.org\/10.1016\/j.jestch.2015.06.006.","journal-title":"Engineering Science and Technology, an International Journal"},{"key":"9296_CR3","unstructured":"Farshchi, F., Abrishami, M. S., & Fakhraie, S. M. (2020). New approximate multiplier for low power digital signal processing. In Proceedings of 17th international symposium on computer architecture and digital systems (CADS) (pp. 25\u201330)."},{"key":"9296_CR4","doi-asserted-by":"publisher","unstructured":"Sinha, T., & Bhaumik, J. (2019). Design of computationally efficient sharp FIR filter utilizing modified multistage FRM technique for wireless communications systems. Journal of Electronic Science and Technology,17(2), 185\u2013192. https:\/\/doi.org\/10.11989\/JEST.1674-862X.70728080.","DOI":"10.11989\/JEST.1674-862X.70728080"},{"key":"9296_CR5","doi-asserted-by":"publisher","unstructured":"Vinod, A. P., Lai, E., Maskell, D., & Meher, P. K. (2010). An improved common subexpression elimination method for reducing logic operators in FIR filter implementations without increasing logic depth. Integration, the VLSI Journal,43(1), 124\u2013135. https:\/\/doi.org\/10.1016\/j.vlsi.2009.07.001.","DOI":"10.1016\/j.vlsi.2009.07.001"},{"key":"9296_CR6","doi-asserted-by":"publisher","unstructured":"Vinod, A. P., & Lai, E. M-K. (2005). Comparison of the horizontal and the vertical common subexpression elimination methods for realizing digital filters. In IEEE International Symposium on Circuits and Systems (pp. 496\u2013499). https:\/\/doi.org\/10.1109\/TCAD.2004.840552.","DOI":"10.1109\/TCAD.2004.840552"},{"key":"9296_CR7","doi-asserted-by":"publisher","unstructured":"Chang, K. C., Lin, C. H., & Liu, C. W. (2014). Complexity-effective implementation of programmable FIR filters using simplified canonic signed digit multiplier. Technical Paper 2014 International Symposium on VLSI Design Automation Test, VLSI-DAT 2014, 1(2), 31\u201334. https:\/\/doi.org\/10.1109\/VLSI-DAT.2014.6834886.","DOI":"10.1109\/VLSI-DAT.2014.6834886"},{"issue":"10","key":"9296_CR8","doi-asserted-by":"publisher","first-page":"1701","DOI":"10.1109\/TCSI.2016.2587105","volume":"63","author":"X Lou","year":"2016","unstructured":"Lou, X., Yu, Y. J., & Meher, P. K. (2016). Analysis and optimization of product-accumulation section for efficient implementation of FIR filters. IEEE Transactions on Circuits and Systems I: Regular Papers, 63(10), 1701\u20131713. https:\/\/doi.org\/10.1109\/TCSI.2016.2587105.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"9296_CR9","doi-asserted-by":"publisher","unstructured":"Jiang, L., Zhang, H., Cheng, S., Lv, H., & Li, P. (2020). An overview of FIR filter design in future multicarrier communication systems. Electron. https:\/\/doi.org\/10.3390\/electronics9040599.","DOI":"10.3390\/electronics9040599"},{"key":"9296_CR10","doi-asserted-by":"publisher","unstructured":"Ding, W., & Chen, J. (2015). Design of low complexity programmable FIR filters using multiplexers array optimization. Proceedings of IEEE International Symposium on Circuits Systems (ISCAS) (pp. 2960\u20132963). https:\/\/doi.org\/10.1109\/ISCAS.2015.7169308.","DOI":"10.1109\/ISCAS.2015.7169308"},{"key":"9296_CR11","doi-asserted-by":"publisher","unstructured":"Tanaka, Y. (2016). Efficient signed-digit-to-canonical-signed-digit recoding circuits. Microelectron. J., 57, 21\u201325. https:\/\/doi.org\/10.1016\/j.mejo.2016.09.001.","DOI":"10.1016\/j.mejo.2016.09.001"},{"key":"9296_CR12","doi-asserted-by":"publisher","unstructured":"Mittal, A., Nandi, A., & Yadav, D. (2016). Comparative study of 16-order FIR filter design using different multiplication techniques. IET Circuits, Devices and Systems, 11(3), 196\u2013200. https:\/\/doi.org\/10.1049\/iet-cds.2016.0146","DOI":"10.1049\/iet-cds.2016.0146"},{"key":"9296_CR13","doi-asserted-by":"publisher","unstructured":"Mahesh, R., & Vinod, A. P. (2008). A new common subexpression elimination algorithm for realizing low complexity higher order digital filters. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27(2), 217\u2013229. https:\/\/doi.org\/10.1109\/TCAD.2007.907064.","DOI":"10.1109\/TCAD.2007.907064"},{"issue":"1","key":"9296_CR14","doi-asserted-by":"publisher","first-page":"156","DOI":"10.1007\/s00034-016-0297-4","volume":"36","author":"AK Dwivedi","year":"2017","unstructured":"Dwivedi, A. K., Ghosh, S., & Londhe, N. D. (2017). Low-power FIR filter design using hybrid artificial bee colony algorithm with experimental validation over FPGA. Circuits, System and Signal Processing, 36(1), 156\u2013180. https:\/\/doi.org\/10.1007\/s00034-016-0297-4.","journal-title":"Circuits, System and Signal Processing"},{"key":"9296_CR15","doi-asserted-by":"publisher","unstructured":"Sadeghipour, K. D., & Abbaszadeh, A. (2011). Efficient realization of reconfigurable FIR filter using the new coefficient representation. IEICE Electronic Express, 8(12), 902\u2013907.\u00a0https:\/\/doi.org\/10.1109\/TCAD.2004.840552.","DOI":"10.1109\/TCAD.2004.840552"},{"key":"9296_CR16","doi-asserted-by":"publisher","unstructured":"Yao, C. Y., Hsia, W. C., & Ho, Y. H. (2014). Designing hardware-efficient fixed-point FIR filters in an expanding subexpression space. IEEE Transactions on Circuits Systems I, 61(1), 202\u2013212. https:\/\/doi.org\/10.1109\/TCSI.2013.2268551.","DOI":"10.1109\/TCSI.2013.2268551"},{"key":"9296_CR17","doi-asserted-by":"publisher","unstructured":"Hameed, S., & Pamarti, S. (2018). Design and analysis of a programmable receiver front end based on baseband analog-FIR filtering using an LPTV resistor. IEEE Journal of Solid-State Circuits. https:\/\/doi.org\/10.1109\/JSSC.2018.2804044.","DOI":"10.1109\/JSSC.2018.2804044"},{"issue":"3","key":"9296_CR18","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1002\/cpe.5246","volume":"33","author":"R Seshadri","year":"2021","unstructured":"Seshadri, R., & Ramakrishnan, S. (2021). FPGA implementation of fast digital FIR and IIR filters. Concurrent Computing, 33(3), 1\u201311. https:\/\/doi.org\/10.1002\/cpe.5246.","journal-title":"Concurrent Computing"},{"key":"9296_CR19","doi-asserted-by":"publisher","unstructured":"Chen, J., Chang, C. H., Feng, F., Ding, W., & Ding, J. (2015). Novel design algorithm for low complexity programmable fir filters based on extended double base number system. IEEE Transactions on Circuits and Systems-I, 62(1), 224\u2013233. https:\/\/doi.org\/10.1109\/TCSI.2014.2348072.","DOI":"10.1109\/TCSI.2014.2348072"},{"issue":"12","key":"9296_CR20","doi-asserted-by":"publisher","first-page":"4247","DOI":"10.1109\/TCSI.2018.2838666","volume":"65","author":"D Ray","year":"2018","unstructured":"Ray, D., George, N. V., & Meher, P. K. (2018). Efficient shift-add implementation of FIR filters using variable partition hybrid form structures. IEEE Transactions on Circuits and Systems I: Regular Papers, 65(12), 4247\u20134257. https:\/\/doi.org\/10.1109\/TCSI.2018.2838666.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"9296_CR21","doi-asserted-by":"publisher","unstructured":"Touil, L., Hamdi, A., Gassoumi, I., & Mtibaa, A. (2020). Design of low-power structural FIR filter using data-driven clock gating and multibit flip-flops. Journal of Electrical and Computer Engineering. https:\/\/doi.org\/10.1155\/2020\/8108591.","DOI":"10.1155\/2020\/8108591"},{"issue":"2019","key":"9296_CR22","doi-asserted-by":"publisher","first-page":"617","DOI":"10.1016\/j.procs.2020.04.067","volume":"171","author":"P Patali","year":"2020","unstructured":"Patali, P., & Kassim, S. T. (2020). High throughput and energy efficient FIR filter architectures using retiming and two level pipelining. Procedia Computer Science, 171(2019), 617\u2013626. https:\/\/doi.org\/10.1016\/j.procs.2020.04.067.","journal-title":"Procedia Computer Science"},{"key":"9296_CR23","doi-asserted-by":"publisher","unstructured":"Jia, R., Yang, H.-G., & Guo, Z.-H. (2016). A computationally efficient Reconfigurable FIR Filter architecture based on coefficient occurrence probability. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 35(8), 1297\u20131308. https:\/\/doi.org\/10.1109\/TCAD.2015.2504922.","DOI":"10.1109\/TCAD.2015.2504922"},{"key":"9296_CR24","unstructured":"Awasthi, V., & Raj, K. (2016). Compensated CIC-hybrid signed digit decimation filter. World Academy of Science, Engineering and Technology International Journal of Electronics and Communication Engineering, 10(12)."},{"key":"9296_CR25","doi-asserted-by":"publisher","unstructured":"Subathradevi, S., & Vennila, C. (2017). Delay optimized novel architecture of FIR filter using clustered-retimed MAC unit Cell for DSP applications. Applied Mathematics and Information Sciences, 11(4), 1199\u20131205. https:\/\/doi.org\/10.18576\/amis\/110427.","DOI":"10.18576\/amis\/110427"}],"container-title":["Wireless Personal Communications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-021-09296-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11277-021-09296-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-021-09296-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,7]],"date-time":"2022-04-07T13:27:33Z","timestamp":1649338053000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11277-021-09296-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,5]]},"references-count":25,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2022,4]]}},"alternative-id":["9296"],"URL":"https:\/\/doi.org\/10.1007\/s11277-021-09296-0","relation":{},"ISSN":["0929-6212","1572-834X"],"issn-type":[{"type":"print","value":"0929-6212"},{"type":"electronic","value":"1572-834X"}],"subject":[],"published":{"date-parts":[[2021,11,5]]},"assertion":[{"value":"20 October 2021","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 November 2021","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}