{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T16:07:45Z","timestamp":1774541265192,"version":"3.50.1"},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2021,11,14]],"date-time":"2021-11-14T00:00:00Z","timestamp":1636848000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,11,14]],"date-time":"2021-11-14T00:00:00Z","timestamp":1636848000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Wireless Pers Commun"],"published-print":{"date-parts":[[2022,5]]},"DOI":"10.1007\/s11277-021-09377-0","type":"journal-article","created":{"date-parts":[[2021,11,14]],"date-time":"2021-11-14T01:02:16Z","timestamp":1636851736000},"page":"671-682","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Variability Analysis of SBOX With CMOS 45\u00a0nm Technology"],"prefix":"10.1007","volume":"124","author":[{"given":"Abhishek","family":"Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1684-8204","authenticated-orcid":false,"given":"Suman Lata","family":"Tripathi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Umashankar","family":"Subramaniam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,11,14]]},"reference":[{"key":"9377_CR1","doi-asserted-by":"publisher","unstructured":"Pammu, A. A., Chong, K. S., Gwee, B. H. (2016) Secured low power overhead compensator look-up-table (LUT) substitution box (S-Box) architecture. In IEEE International Conference on Networking, Architecture and Storage (NAS). https:\/\/doi.org\/10.1109\/NAS.2016.7549420","DOI":"10.1109\/NAS.2016.7549420"},{"key":"9377_CR2","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pone.0138457","author":"FS Hossain","year":"2015","unstructured":"Hossain, F. S., & Ali, M. L. (2015). A novel byte-substitution architecture for the AES cryptosystem. PLoS One. https:\/\/doi.org\/10.1371\/journal.pone.0138457","journal-title":"PLoS One"},{"issue":"9","key":"9377_CR3","doi-asserted-by":"publisher","first-page":"957","DOI":"10.1109\/TVLSI.2004.832943","volume":"12","author":"X Zhang","year":"2004","unstructured":"Zhang, X., & Parhi, K. K. (2004). High-speed VLSI architectures for the AES algorithm. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(9), 957\u2013967.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"11","key":"9377_CR4","doi-asserted-by":"publisher","first-page":"1283","DOI":"10.1007\/s11265-019-01471-8","volume":"91","author":"HK Kim","year":"2019","unstructured":"Kim, H. K., & Myung, H. S. (2019). Low power AES using 8-bit and 32-bit Datapath optimization for small internet-of-things (IoT). Journal of Signal Processing Systems, 91(11), 1283\u20131289.","journal-title":"Journal of Signal Processing Systems"},{"issue":"7","key":"9377_CR5","doi-asserted-by":"publisher","first-page":"1033","DOI":"10.1109\/TCSI.2016.2546387","volume":"63","author":"MI Avital","year":"2016","unstructured":"Avital, M. I., Levi, O. K., & Alexander, F. (2016). CMOS based gates for blurring power information. IEEE Transactions on Circuits and Systems I: Regular Papers, 63(7), 1033\u20131042.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"9377_CR6","doi-asserted-by":"publisher","unstructured":"Agarwal, A., Blaauw, D., & Zolotov, V. (2003). Statistical timing analysis for intra-die process variations with spatial correlations. In: ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486) (Vol. 2003, pp. 900\u2013907). https:\/\/doi.org\/10.1109\/ICCAD.2003.159781","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"9377_CR7","unstructured":"Qian K, (2015) Variability modeling and statistical parameter extraction for CMOS Devices. Electrical Engineering and the computer sciences university of California at Berkeley Technical Report No. UCB\/EECS-2015-165."},{"key":"9377_CR8","doi-asserted-by":"publisher","unstructured":"Mutlu, A., Le, K. J., Celik, M., Tsien, D., Shyu, G., & Yeh, L. (2007). An exploratory study on statistical timing analysis and parametric yield optimization. In 8th International Symposium on Quality Electronic Design (ISQED'07) (pp. 677\u2013684). https:\/\/doi.org\/10.1109\/ISQED.2007.34","DOI":"10.1109\/ISQED.2007.34"},{"issue":"1","key":"9377_CR9","doi-asserted-by":"publisher","first-page":"73","DOI":"10.1007\/s10470-020-01691-0","volume":"105","author":"A Kumar","year":"2020","unstructured":"Kumar, A., & Tripathi, S. L. (2020). SBOX under PVT variation. Analog Integrated Circuits and Signal Processing, 105(1), 73\u201382.","journal-title":"Analog Integrated Circuits and Signal Processing"},{"key":"9377_CR10","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1007\/978-981-13-3804-5_2","volume-title":"Futuristic trends in network and communication technologies","author":"A Kumar","year":"2018","unstructured":"Kumar, A., & Tejani, S. (2018). S-BOX architecture. In P. Singh, M. Paprzycki, B. Bhargava, J. Chhabra, N. Kaushal, & Y. Kumar (Eds.), Futuristic trends in network and communication technologies (pp. 17\u201327). Springer. https:\/\/doi.org\/10.1007\/978-981-13-3804-5_2"},{"key":"9377_CR11","doi-asserted-by":"publisher","DOI":"10.1002\/cta.3041","author":"B Rashidi","year":"2021","unstructured":"Rashidi, B. (2021). Lightweight 8-bit S-box and combined S-box\/S-box\u2212 1 for cryptographic applications. International Journal of Circuit Theory and Applications. https:\/\/doi.org\/10.1002\/cta.3041","journal-title":"International Journal of Circuit Theory and Applications"},{"issue":"1","key":"9377_CR12","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1007\/s13389-017-0176-3","volume":"9","author":"S Banik","year":"2019","unstructured":"Banik, S., Andrey, B., & Francesco, R. (2019). Compact circuits for combined AES encryption\/decryption. Journal of Cryptographic Engineering, 9(1), 69\u201383.","journal-title":"Journal of Cryptographic Engineering"},{"issue":"10","key":"9377_CR13","doi-asserted-by":"publisher","first-page":"2765","DOI":"10.1109\/TIM.2012.2200399","volume":"61","author":"J Wu","year":"2012","unstructured":"Wu, J., Shi, Y., & Choi, M. (2012). Measurement and evaluation of power analysis attacks on asynchronous S-box. IEEE Transactions on Instrumentation Measurement, 61(10), 2765\u20132775.","journal-title":"IEEE Transactions on Instrumentation Measurement"},{"key":"9377_CR14","unstructured":"Canright, D. (2009). A very compact S-box for AES. International Workshop on Cryptographic Hardware and Embedded, Retrived August 7, 2020, from https:\/\/www.iacr.org\/archive\/ches2005\/032.pdf"},{"key":"9377_CR15","doi-asserted-by":"publisher","DOI":"10.1002\/dac.4308","author":"V Nandan","year":"2020","unstructured":"Nandan, V., & Rao, R. G. S. (2020). Low power and area efficient design of AES SBox using enhanced transformation method for security application. International Journal of Communication Systems. https:\/\/doi.org\/10.1002\/dac.4308","journal-title":"International Journal of Communication Systems"},{"issue":"12","key":"9377_CR16","doi-asserted-by":"publisher","first-page":"1757","DOI":"10.1109\/TC.2019.2922601","volume":"69","author":"A Reyhani-Masoleh","year":"2019","unstructured":"Reyhani-Masoleh, A., Taha, M., & Ashmawy, D. (2019). New low-area designs for the AES forward, inverse and combined S-boxes. IEEE Transactions on Computers, 69(12), 1757\u20131773.","journal-title":"IEEE Transactions on Computers"},{"key":"9377_CR17","first-page":"144","volume":"1","author":"B Beg\u00fcl","year":"2020","unstructured":"Beg\u00fcl, B., Meyer, L. D., Duval, S., Levi, I., & Standaert, F. (2020). A guide on S-boxes for low-latency masking. IACR Transactions on Symmetric Cryptology, Issue, 1, 144\u2013184.","journal-title":"IACR Transactions on Symmetric Cryptology, Issue"},{"issue":"3","key":"9377_CR18","first-page":"794","volume":"55","author":"S Weiwei","year":"2019","unstructured":"Weiwei, S., Zhang, S., Xu, J., Lu, M., Shi, L., & Yang, J. (2019). Machine learning assisted side-channel-attack countermeasure and its application on a 28-nm AES circuit. IEEE Journal of Solid-State Circuits, 55(3), 794\u2013804.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"4","key":"9377_CR19","doi-asserted-by":"publisher","first-page":"945","DOI":"10.1109\/JSSC.2019.2960482","volume":"55","author":"R Kumar","year":"2020","unstructured":"Kumar, R., Suresh, V., Satpathy, S., Anders, M. A., & Kaul, H. (2020). A 4900-\u00b5m2 839-Mb\/s side-channel attack-resistant AES-128 in 14-nm CMOS with heterogeneous sboxes, linear masked mixcolumns, and dual-rail key addition. IEEE Journal of Solid-State Circuits, 55(4), 945\u2013955.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"9377_CR20","doi-asserted-by":"publisher","first-page":"114281","DOI":"10.1016\/j.microrel.2021.114281","volume":"124","author":"J B\u011blohoubek","year":"2021","unstructured":"B\u011blohoubek, J., Fi\u0161er, P., & Schmidt, J. (2021). Optically induced static power in combinational logic: Vulnerabilities and countermeasures. Microelectronics Reliability, 124, 114281. https:\/\/doi.org\/10.1016\/j.microrel.2021.114281","journal-title":"Microelectronics Reliability"},{"key":"9377_CR21","doi-asserted-by":"publisher","DOI":"10.1155\/2013\/785126","author":"JH Kong","year":"2013","unstructured":"Kong, J. H., Ang, L. M., & Seng, K. P. (2013). A very compact AES-SPIHT selective encryption computer architecture design with improved S-box. Journal of Engineering. https:\/\/doi.org\/10.1155\/2013\/785126","journal-title":"Journal of Engineering"},{"key":"9377_CR22","first-page":"223","volume":"469","author":"M Jayakumar","year":"2018","unstructured":"Jayakumar, M. (2018). FPGA-masked S-box implementation for AES engine. VLSI Design: Circuits, Systems, and Applications., 469, 223\u2013233.","journal-title":"VLSI Design: Circuits, Systems, and Applications."},{"key":"9377_CR23","doi-asserted-by":"publisher","unstructured":"Teegarden, C., Bhargava, M., Mai, K. (2010). Side-channel attack resistant ROM-based AES S-Box. In IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), pp. 124\u2013129, doi: https:\/\/doi.org\/10.1109\/HST.2010.5513101.","DOI":"10.1109\/HST.2010.5513101."},{"key":"9377_CR24","doi-asserted-by":"publisher","unstructured":"Kamel, D., Standaert, F. X., & Flandre, D. (2009). Scaling trends of the AES S-box low power consumption in 130 and 65 nm CMOS technology nodes. IEEE International Symposium on Circuits and Systems, 1385\u20131388. https:\/\/doi.org\/10.1109\/ISCAS.2009.5118023","DOI":"10.1109\/ISCAS.2009.5118023"},{"issue":"1","key":"9377_CR25","doi-asserted-by":"publisher","first-page":"13","DOI":"10.3390\/info9010013","volume":"9","author":"A Prathiba","year":"2018","unstructured":"Prathiba, A., & Bhaaskaran, V. (2018). Lightweight S-Box architecture for secure internet of things. Information, MDPI, 9(1), 13. https:\/\/doi.org\/10.3390\/info9010013","journal-title":"Information, MDPI"}],"container-title":["Wireless Personal Communications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-021-09377-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11277-021-09377-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-021-09377-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,25]],"date-time":"2022-04-25T09:51:27Z","timestamp":1650880287000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11277-021-09377-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,14]]},"references-count":25,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2022,5]]}},"alternative-id":["9377"],"URL":"https:\/\/doi.org\/10.1007\/s11277-021-09377-0","relation":{},"ISSN":["0929-6212","1572-834X"],"issn-type":[{"value":"0929-6212","type":"print"},{"value":"1572-834X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,11,14]]},"assertion":[{"value":"7 November 2021","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 November 2021","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"There is no conflict of interest at any stage.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"It is a simulation-based design and analysis. So, it does not produce any environmental hazards.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethics approval"}},{"value":"Yes, we are ready to participate.","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Consent to participate"}},{"value":"We are ready for publication with your journal.","order":5,"name":"Ethics","group":{"name":"EthicsHeading","label":"Consent for publication"}}]}}