{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,18]],"date-time":"2026-01-18T02:22:44Z","timestamp":1768702964813,"version":"3.49.0"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2022,5,5]],"date-time":"2022-05-05T00:00:00Z","timestamp":1651708800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,5,5]],"date-time":"2022-05-05T00:00:00Z","timestamp":1651708800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Wireless Pers Commun"],"published-print":{"date-parts":[[2022,8]]},"DOI":"10.1007\/s11277-022-09715-w","type":"journal-article","created":{"date-parts":[[2022,5,5]],"date-time":"2022-05-05T18:04:28Z","timestamp":1651773868000},"page":"3379-3391","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":13,"title":["An FPGA and ASIC Implementation of Cubing Architecture"],"prefix":"10.1007","volume":"125","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8434-3673","authenticated-orcid":false,"given":"B. Naresh Kumar","family":"Reddy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Seetharamulu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G. Siva","family":"Krishna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B. Veena","family":"Vani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,5,5]]},"reference":[{"key":"9715_CR1","doi-asserted-by":"crossref","unstructured":"kunchigi, V., Kulkarni, L., & Kulkarni, S. (2014). Low power square and cube architectures using vedic sutras. In fifth international conference on signals and image processing.","DOI":"10.1109\/ICSIP.2014.62"},{"issue":"6","key":"9715_CR2","doi-asserted-by":"publisher","first-page":"678","DOI":"10.1109\/T-C.1971.223325","volume":"20","author":"TC Chen","year":"1971","unstructured":"Chen, T. C. (1971). A binary multiplication based on squaring. IEEE Transactions on Computers, 20(6), 678\u2013680.","journal-title":"IEEE Transactions on Computers"},{"issue":"3","key":"9715_CR3","doi-asserted-by":"publisher","first-page":"316","DOI":"10.1109\/82.924075","volume":"48","author":"KZ Pekmestzi","year":"2001","unstructured":"Pekmestzi, K. Z., Kalivas, P., & Moshopoulos, N. (2001). Long unsigned number systolic serial multipliers and squares. IEEE Transactions on Circuits and Systems II: Analog Digital Signal Processing, 48(3), 316\u2013321.","journal-title":"IEEE Transactions on Circuits and Systems II: Analog Digital Signal Processing"},{"key":"9715_CR4","doi-asserted-by":"crossref","unstructured":"Dadda, L. (1985). Squares for binary numbers in serial form. In proceedings IEEE symposium computers arithmetic, pp.173-180.","DOI":"10.1109\/ARITH.1985.6158942"},{"key":"9715_CR5","doi-asserted-by":"crossref","unstructured":"Chaniotakis, E., Kalivas, P., & Pekmestzi, K. Z. (2005). Long number bit serial squares. In proceedings IEEE symposium computers arithmetic, pp. 29-36.","DOI":"10.1109\/ARITH.2005.28"},{"key":"9715_CR6","unstructured":"Liddicoat, A. A., & Flynn, M. J. (2000). Parallel square and cube computations. In: 34th Asilomar conference on signals, systems and computers."},{"key":"9715_CR7","doi-asserted-by":"crossref","unstructured":"Pihl, J., & Aas, E. J. (1996). A multiplier and squarer generator for high performance DSP applications. In proceedings IEEE  39th Midwest symposium circuits systems, Vol. 1, pp. 109-112.","DOI":"10.1109\/MWSCAS.1996.594049"},{"key":"9715_CR8","doi-asserted-by":"crossref","unstructured":"Thakare, M., Yash, P., Chakraborty, D., & Jajodia, B. (Aug. 2021). Efficient hardware implementation of cube architecture using Yavadunam Sutra on FPGA. In 2021 IEEE international midwest symposium on circuits and systems (MWSCAS).","DOI":"10.1109\/MWSCAS47672.2021.9531843"},{"issue":"11","key":"9715_CR9","doi-asserted-by":"publisher","first-page":"1342","DOI":"10.1109\/TC.1987.5009473","volume":"100","author":"RM Owens","year":"1987","unstructured":"Owens, R. M., & Irwin, M. J. (1987). The arithmetic cube. IEEE Transactions on Computers, 100(11), 1342\u20131348.","journal-title":"IEEE Transactions on Computers"},{"key":"9715_CR10","doi-asserted-by":"crossref","unstructured":"Thapliyal, H., Kotiyal, S., & Srinivas, M. B. (2005). Design and analysis of a novel parallel square and cube architecture based on ancient Indian vedic mathematics. In 48th Midwest symposium on circuits and systems, pp. 1462-1465.","DOI":"10.1109\/MWSCAS.2005.1594388"},{"key":"9715_CR11","doi-asserted-by":"crossref","unstructured":"Azeem, M., Usman, M., & Ahmad, W. (2014). Intelligent data cube construction and exploration. In ninth international conference on digital information management (ICDIM).","DOI":"10.1109\/ICDIM.2014.6991408"},{"issue":"1","key":"9715_CR12","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1049\/iet-cdt.2016.0043","volume":"11","author":"RK Barik","year":"2017","unstructured":"Barik, R. K., & Pradhan, Manoranjan. (2017). Efficient ASIC and FPGA implementation of cube architecture. IET Computers & Digital Techniques, 11(1), 43\u201349.","journal-title":"IET Computers & Digital Techniques"},{"key":"9715_CR13","unstructured":"http:\/\/www.xilinx.com\/products\/boards-and-kits\/ek-k7-kc705-g.html"},{"issue":"2","key":"9715_CR14","doi-asserted-by":"publisher","first-page":"405","DOI":"10.1007\/s10470-018-1366-3","volume":"100","author":"M Kavehl","year":"2018","unstructured":"Kavehl, M., Khishe, M., & Mosavi, M. R. (2018). Design and implementation of a neighborhood search biogeographybased optimization trainer for classifying sonar data set using multi layer perceptron neural network,\". Analog Integrated Circuits and Signal Processing, 100(2), 405\u2013428.","journal-title":"Analog Integrated Circuits and Signal Processing"},{"key":"9715_CR15","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1016\/j.mejo.2017.09.010","volume":"70","author":"NKR Beechu","year":"2017","unstructured":"Beechu, N. K. R., et al. (2017). System level fault-tolerance core mapping and FPGA-based verification of NoC. Microelectronics Journal, 70, 16\u201326.","journal-title":"Microelectronics Journal"},{"issue":"4","key":"9715_CR16","doi-asserted-by":"publisher","first-page":"621","DOI":"10.1007\/s11235-017-0412-2","volume":"68","author":"NKR Beechu","year":"2018","unstructured":"Beechu, N. K. R., et al. (2018). Hardware implementation of fault tolerance NoC core mapping. Telecommunication Systems, 68(4), 621\u2013630.","journal-title":"Telecommunication Systems"},{"key":"9715_CR17","doi-asserted-by":"publisher","first-page":"79","DOI":"10.1016\/j.jnca.2017.12.019","volume":"105","author":"NKR Beechu","year":"2018","unstructured":"Beechu, N. K. R., et al. (2018). An energy-efficient fault-aware core mapping in mesh-based network on chip systems. Journal of Network and Computer Applications, 105, 79\u201387.","journal-title":"Journal of Network and Computer Applications"},{"key":"9715_CR18","doi-asserted-by":"crossref","unstructured":"Reddy, B. N. K., & Sireesha. (2019). An energy-efficient core mapping algorithm on network on chip (NoC). VDAT, CCIS 892, pp. 631-640.","DOI":"10.1007\/978-981-13-5950-7_52"},{"key":"9715_CR19","unstructured":"Kumar R., Naresh B., Suresh, N., Ramesh, J.V.N., Pavithra, T., Bahulya, Y. K., Edavoor, P. J., & Ram, S. J. (2015). An effiient approach for design and testing of FPGA programming using LabVIEW. In international conference on advanced computing, networking and informatics: ICACNI."},{"key":"9715_CR20","doi-asserted-by":"crossref","unstructured":"Boddu, V. S., et al., (2016). Low-power and area efficient N-bit parallel processors on a chip. In IEEE India council international conference (INDICON).","DOI":"10.1109\/INDICON.2016.7839082"},{"key":"9715_CR21","doi-asserted-by":"publisher","first-page":"225","DOI":"10.1007\/s10470-017-0996-1","volume":"92","author":"C Chua","year":"2017","unstructured":"Chua, C., Kumar, R. B. N., & Sireesha, B. (2017). Design and analysis of low-power and area efficient N-bit parallel binary comparator. Analog Integrated Circuits and Signal Processing, 92, 225\u2013231.","journal-title":"Analog Integrated Circuits and Signal Processing"},{"key":"9715_CR22","unstructured":"https:\/\/anysilicon.com\/asic-design-flow-ultimate-guide\/"},{"key":"9715_CR23","doi-asserted-by":"crossref","unstructured":"Annangi, S., & Puli, R. (2017). ASIC implementation of efficient 16-parallel fast FIR algorithm filter structure. In international conference on computing and networking technology (ICCNT).","DOI":"10.1109\/ICCCNT.2017.8204189"},{"issue":"3","key":"9715_CR24","doi-asserted-by":"publisher","first-page":"501","DOI":"10.1007\/s10470-019-01496-w","volume":"102","author":"BNK Reddy","year":"2019","unstructured":"Reddy, B. N. K. (2019). Design and implementation of high performance and area efficient square architecture using Vedic mathematics. Analog Integrated Circuits and Signal Processing, 102(3), 501\u2013506.","journal-title":"Analog Integrated Circuits and Signal Processing"},{"issue":"4","key":"9715_CR25","doi-asserted-by":"publisher","first-page":"487","DOI":"10.1007\/s11235-020-00669-7","volume":"74","author":"BNK Reddy","year":"2020","unstructured":"Reddy, B. N. K., Vani, B. V., & Lahari, B. (2020). An efficient design and implementation of Vedic multiplier in quantum-dot celluar automata. Telecommunication Systems (TELS), 74(4), 487\u2013496.","journal-title":"Telecommunication Systems (TELS)"},{"key":"9715_CR26","doi-asserted-by":"crossref","unstructured":"Sharma, R., Kaur, M., & Singh, G. (2015). Design and FPGA implementation of optimized 32- bit Vedic multiplier and square architectures. In international conference on industrial instrumentation and control (ICIC), May 28-30 .","DOI":"10.1109\/IIC.2015.7150883"}],"container-title":["Wireless Personal Communications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-022-09715-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11277-022-09715-w\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-022-09715-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,10]],"date-time":"2022-08-10T11:52:09Z","timestamp":1660132329000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11277-022-09715-w"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,5]]},"references-count":26,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2022,8]]}},"alternative-id":["9715"],"URL":"https:\/\/doi.org\/10.1007\/s11277-022-09715-w","relation":{},"ISSN":["0929-6212","1572-834X"],"issn-type":[{"value":"0929-6212","type":"print"},{"value":"1572-834X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,5,5]]},"assertion":[{"value":"14 April 2022","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 May 2022","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"Authors declare no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"The authors declare that they have no known competing financial interest or personal relationships that could have appeared to influence the work reported in this paper.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical Approval"}},{"value":"All authors give the permission to the Journal to publish this research paper.","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Consent for Publication"}}]}}