{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T20:41:29Z","timestamp":1771015289495,"version":"3.50.1"},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2022,5,17]],"date-time":"2022-05-17T00:00:00Z","timestamp":1652745600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,5,17]],"date-time":"2022-05-17T00:00:00Z","timestamp":1652745600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Wireless Pers Commun"],"published-print":{"date-parts":[[2022,9]]},"DOI":"10.1007\/s11277-022-09744-5","type":"journal-article","created":{"date-parts":[[2022,5,17]],"date-time":"2022-05-17T03:47:50Z","timestamp":1652759270000},"page":"263-284","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["A High-Order Temperature-Compensated Subthreshold Voltage Reference Using Channel Length Modulation Compensation Technique"],"prefix":"10.1007","volume":"126","author":[{"given":"Arvind","family":"Thakur","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1369-7073","authenticated-orcid":false,"given":"Rishikesh","family":"Pandey","sequence":"additional","affiliation":[]},{"given":"Shireesh Kumar","family":"Rai","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,5,17]]},"reference":[{"issue":"9","key":"9744_CR1","first-page":"681","volume":"57","author":"K Ueno","year":"2010","unstructured":"Ueno, K., Hirose, T., Asai, T., & Amemiya, Y. (2010). A 1-mW 600-ppm\/\u00b0C current reference circuit consisting of subthreshold CMOS circuits. IEEE Transactions on Circuits and Systems II: Express Briefs, 57(9), 681\u2013685.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"issue":"2","key":"9744_CR2","doi-asserted-by":"publisher","first-page":"141","DOI":"10.1007\/s10470-009-9352-4","volume":"62","author":"CJB Fayomi","year":"2010","unstructured":"Fayomi, C. J. B., Wirth, G. I., Achigui, H. F., & Matsuzawa, A. (2010). Sub-1-V CMOS bandgap reference design techniques: A survey. Analog Integrated Circuits Signal Process, 62(2), 141\u2013157.","journal-title":"Analog Integrated Circuits Signal Process"},{"key":"9744_CR3","doi-asserted-by":"publisher","first-page":"2150227","DOI":"10.1142\/S0218126621502273","volume":"30","author":"A Thakur","year":"2021","unstructured":"Thakur, A., Pandey, R., & Rai, S. K. (2021). A low supply voltage, low line sensitivity, and high PSRR subthreshold CMOS voltage reference. Journal of Circuits, Systems, and Computers, 30, 2150227.","journal-title":"Journal of Circuits, Systems, and Computers"},{"issue":"11","key":"9744_CR4","doi-asserted-by":"publisher","first-page":"1012","DOI":"10.1016\/j.mejo.2015.08.005","volume":"46","author":"PB Basyurt","year":"2015","unstructured":"Basyurt, P. B., Bonizzoni, E., Aksin, D. Y., & Maloberti, F. (2015). Voltage reference architectures for low-supply-voltage low-power applications. Microelectronics Journal, 46(11), 1012\u20131019.","journal-title":"Microelectronics Journal"},{"key":"9744_CR5","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1016\/j.mejo.2018.02.006","volume":"75","author":"G Souliotis","year":"2018","unstructured":"Souliotis, G., Plessas, F., & Vlassis, S. (2018). A high accuracy voltage reference generator. Microelectronics Journal, 75, 61\u201367.","journal-title":"Microelectronics Journal"},{"key":"9744_CR6","doi-asserted-by":"crossref","unstructured":"Nagulapalli, R., Hayatleh, K., Barker, S., Tammam, A. A., Georgiou, P., & Lidgey, F. J. (2019). A 055 V bandgap reference with a 59 ppm\/\u00b0C temperature coefficient. Journal of Circuits, Systems, and Computers, 28(7):1\u201312 (19501202)","DOI":"10.1142\/S0218126619501202"},{"key":"9744_CR7","doi-asserted-by":"publisher","first-page":"92","DOI":"10.1016\/j.mejo.2019.05.023","volume":"91","author":"A Tsitouras","year":"2019","unstructured":"Tsitouras, A., & Sotiriadis, P. P. (2019). Design of a sub-1V CMOS reference voltage generator. Microelectronics Journal, 91, 92\u201399.","journal-title":"Microelectronics Journal"},{"key":"9744_CR8","doi-asserted-by":"crossref","unstructured":"Koh, S. K., & Lee L., (2014). Low power CMOS bandgap reference circuit. IEEE Student Conference on Research and Development, Batu Ferringhi, 1\u20135.","DOI":"10.1109\/SCORED.2014.7072988"},{"issue":"11","key":"9744_CR9","doi-asserted-by":"publisher","first-page":"2466","DOI":"10.1109\/JSSC.2007.907226","volume":"42","author":"K Sanborn","year":"2007","unstructured":"Sanborn, K., Ma, D., & Ivanov, V. (2007). A sub-1-V low-noise bandgap voltage reference. IEEE Journal of Solid-State Circuits, 42(11), 2466\u20132481.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"3","key":"9744_CR10","doi-asserted-by":"publisher","first-page":"198","DOI":"10.1049\/iet-cds.2011.0170","volume":"6","author":"H Luo","year":"2012","unstructured":"Luo, H., Han, Y., Cheung, R. C. C., Liang, G., & Zhu, D. (2012). Subthreshold CMOS voltage reference circuit with body bias compensation for process variation. IET Circuits, Devices & Systems, 6(3), 198\u2013203.","journal-title":"IET Circuits, Devices & Systems"},{"key":"9744_CR11","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1016\/j.mejo.2017.08.011","volume":"68","author":"L Wang","year":"2017","unstructured":"Wang, L., Zhan, C., Tang, J., et al. (2017). Analysis and design of a current-mode bandgap reference with high power supply ripple rejection. Microelectronics Journal, 68, 7\u201313.","journal-title":"Microelectronics Journal"},{"issue":"6","key":"9744_CR12","doi-asserted-by":"publisher","first-page":"634","DOI":"10.1109\/JSSC.1983.1052013","volume":"18","author":"BS Song","year":"1983","unstructured":"Song, B. S., & Gray, P. R. (1983). A precision curvature-compensated CMOS bandgap reference. IEEE Journal of Solid-State Circuits, 18(6), 634\u2013643.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"11","key":"9744_CR13","doi-asserted-by":"publisher","first-page":"863","DOI":"10.1016\/j.mejo.2012.06.004","volume":"43","author":"ZK Zhou","year":"2012","unstructured":"Zhou, Z. K., Oua, X. C., Shi, Y., Zhu, P. S., Ma, Y. Q., Qiu, S., et al. (2012). A 3.2 ppm\/\u00b0C curvature-compensated bandgap reference with wide supply voltage range. Microelectronics Journal, 43(11), 863\u2013868.","journal-title":"Microelectronics Journal"},{"key":"9744_CR14","first-page":"1254","volume":"15","author":"Y Shi","year":"2020","unstructured":"Shi, Y., Li, S., Cao, J., Zhou, Z., & Ling, W. (2020). A 180 nm self-biased bandgap reference with high PSRR enhancement. Nanoscale Research Letters, 15, 1254.","journal-title":"Nanoscale Research Letters"},{"issue":"6","key":"9744_CR15","doi-asserted-by":"publisher","first-page":"552","DOI":"10.1109\/82.847072","volume":"47","author":"Y Jiang","year":"2000","unstructured":"Jiang, Y., & Lee, E. K. F. (2000). Design of low-voltage bandgap reference using transimpedance amplifier. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 47(6), 552\u2013555.","journal-title":"IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing"},{"issue":"1","key":"9744_CR16","doi-asserted-by":"publisher","first-page":"58","DOI":"10.1049\/ip-cds:20040217","volume":"151","author":"Y Dai","year":"2004","unstructured":"Dai, Y., Comer, D. T., Comer, D. J., & Petrie, C. S. (2004). Threshold voltage based CMOS voltage reference. IEEE Proceedings of Circuits, Devices & Systems, 151(1), 58\u201362.","journal-title":"IEEE Proceedings of Circuits, Devices & Systems"},{"issue":"6","key":"9744_CR17","doi-asserted-by":"publisher","first-page":"671","DOI":"10.1109\/4.217982","volume":"28","author":"H-J Song","year":"1993","unstructured":"Song, H.-J., & Kim, C. K. (1993). A temperature-stabilized SOI voltage reference based on threshold voltage difference between enhancement and depletion NMOSFET\u2019s. IEEE Journal of Solid-State Circuits, 28(6), 671\u2013677.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"2","key":"9744_CR18","doi-asserted-by":"publisher","first-page":"465","DOI":"10.1109\/JSSC.2010.2092997","volume":"46","author":"L Magnelli","year":"2011","unstructured":"Magnelli, L., Crupi, F., Corsonello, P., Pace, C., & Iannaccone, G. (2011). A 2.6 nW, 0.45 V temperature-compensated subthreshold CMOS voltage reference. IEEE Journal of Solid-State Circuits, 46(2), 465\u2013474.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"9","key":"9744_CR19","doi-asserted-by":"publisher","first-page":"882","DOI":"10.1109\/TCSII.2006.881813","volume":"53","author":"PH Huang","year":"2006","unstructured":"Huang, P. H., Lin, H., & Lin, Y. T. (2006). A simple subthreshold CMOS voltage reference circuit with channel-length modulation compensation. IEEE Transactions on Circuits and Systems II: Express Briefs, 53(9), 882\u2013885.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"issue":"1","key":"9744_CR20","doi-asserted-by":"publisher","first-page":"151","DOI":"10.1109\/JSSC.2002.806266","volume":"38","author":"G Giustolisi","year":"2003","unstructured":"Giustolisi, G., Palumbo, G., Criscione, M., & Cutr\u00ec, F. (2003). A low-voltage low-power voltage reference based on subthreshold MOSFETs. IEEE Journal of Solid-State Circuits, 38(1), 151\u2013154.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"9744_CR21","first-page":"1306","volume":"46","author":"D Albano","year":"2013","unstructured":"Albano, D., Crupi, F., Cucchi, F., & Iannaccone, G. (2013). A pico-power temperature-compensated, subthreshold CMOS voltage reference. Int J. Circ Theory Appl., 46, 1306\u20131318.","journal-title":"Int J. Circ Theory Appl."},{"issue":"5","key":"9744_CR22","doi-asserted-by":"publisher","first-page":"568","DOI":"10.1016\/j.aeue.2016.01.008","volume":"70","author":"M Mohammed","year":"2016","unstructured":"Mohammed, M., Abugharbieha, K., Abdelfattah, M., & Kawar, S. (2016). Design methodology for MOSFET based voltage reference circuit implemented in 28 nm CMOS technology. AEU- International Journal of Electronics and Communications, 70(5), 568\u2013577.","journal-title":"AEU- International Journal of Electronics and Communications"},{"key":"9744_CR23","doi-asserted-by":"publisher","first-page":"155","DOI":"10.1016\/j.mejo.2017.03.011","volume":"63","author":"A Parisia","year":"2017","unstructured":"Parisia, A., Finocchiarob, A., & Palmisano, G. (2017). An accurate 1-V threshold voltage reference for ultra-low power applications. Microelectronics Journal, 63, 155\u2013159.","journal-title":"Microelectronics Journal"},{"issue":"7","key":"9744_CR24","doi-asserted-by":"publisher","first-page":"1850105","DOI":"10.1142\/S0218126618501050","volume":"27","author":"Y Liang","year":"2018","unstructured":"Liang, Y., & Zhu, Z. (2018). A 42 ppm\/\u00b0C 07 V 4.7 nW low-complexity all-MOSFET sub-threshold voltage reference. Journal of Circuits, Systems, and Computers, 27(7), 1850105.","journal-title":"Journal of Circuits, Systems, and Computers"},{"issue":"2","key":"9744_CR25","doi-asserted-by":"publisher","first-page":"259","DOI":"10.1002\/cta.2383","volume":"46","author":"L Wang","year":"2018","unstructured":"Wang, L., Zhan, C., Tang, J., & Li, G. (2018). An amplifier offset-insensitive and high PSRR subthreshold CMOS voltage reference. Int J. Circ Theory Appl., 46(2), 259\u2013271.","journal-title":"Int J. Circ Theory Appl."},{"issue":"10","key":"9744_CR26","first-page":"1690","volume":"67","author":"F Olivera","year":"2020","unstructured":"Olivera, F., & Petraglia, A. (2020). Adjustable output CMOS voltage reference design. IEEE Transactions on Circuits and Systems II: Express Briefs, 67(10), 1690\u20131694.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"9744_CR27","volume-title":"Voltage References: From Diodes to Precision High-Order Bandgap Circuits","author":"GA Rincon-Mora","year":"2002","unstructured":"Rincon-Mora, G. A. (2002). Voltage References: From Diodes to Precision High-Order Bandgap Circuits. Wiley-IEEE Press."},{"key":"9744_CR28","volume-title":"Design of Analog CMOS Integrated Circuits","author":"B Razavi","year":"2002","unstructured":"Razavi, B. (2002). Design of Analog CMOS Integrated Circuits. McGraw-Hill Education."},{"issue":"12","key":"9744_CR29","doi-asserted-by":"publisher","first-page":"3036","DOI":"10.1109\/TCSI.2017.2754644","volume":"64","author":"AC Oliveira","year":"2017","unstructured":"Oliveira, A. C., Cordova, D., Klimach, H., & Bampi, S. (2017). Picowatt, 0.45\u20130.6 V self-biased subthreshold CMOS voltage reference. IEEE Transactions on Circuits and Systems I, 64(12), 3036\u20133045.","journal-title":"IEEE Transactions on Circuits and Systems I"},{"key":"9744_CR30","doi-asserted-by":"publisher","first-page":"3790","DOI":"10.1109\/TCSI.2018.2859341","volume":"65","author":"AC Oliveira","year":"2018","unstructured":"Oliveira, A. C., Cordova, D., Bampi, S., & Klimach, H. (2018). A 0.12\u20130.4 V, versatile 3-transistor CMOS voltage reference for ultra-low power systems. IEEE Transactions on Circuits and Systems I, 65, 3790\u20133799.","journal-title":"IEEE Transactions on Circuits and Systems I"},{"issue":"1","key":"9744_CR31","first-page":"50","volume":"70","author":"S Yousefi","year":"2016","unstructured":"Yousefi, S., & Jalali, M. (2016). A high-PSRR low-power CMOS voltage reference based on weighted VGS difference. AEU\u2014International Journal of Electronics and Communications, 70(1), 50\u201357.","journal-title":"AEU\u2014International Journal of Electronics and Communications"},{"issue":"12","key":"9744_CR32","doi-asserted-by":"publisher","first-page":"1247","DOI":"10.1002\/cta.699","volume":"39","author":"C Liang","year":"2010","unstructured":"Liang, C., Chung, C., & Lin, H. (2010). A low-voltage band-gap reference circuit with second-order analyses. International Journal of Circuit Theory and Applications, 39(12), 1247\u20131256.","journal-title":"International Journal of Circuit Theory and Applications"},{"issue":"6","key":"9744_CR33","doi-asserted-by":"publisher","first-page":"1530","DOI":"10.1109\/JSSC.2013.2252523","volume":"48","author":"Y Osaki","year":"2013","unstructured":"Osaki, Y., Hirose, T., Kuroki, N., & Numa, M. (2013). 1.2-V supply, 100-nW, 1.09-V bandgap and 0.7-V supply, 52.5-nW, 0.55-V subbandgap reference circuits for nanowatt CMOS LSIs. IEEE Journal of Solid-State Circuits, 48(6), 1530\u20131538.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"3","key":"9744_CR34","doi-asserted-by":"publisher","first-page":"662","DOI":"10.1109\/TCSI.2014.2374832","volume":"62","author":"Q Duan","year":"2015","unstructured":"Duan, Q., & Roh, J. (2015). A 1.2-V 4.2 ppm\/\u00b0C high-order curvature-compensated CMOS bandgap reference. IEEE Transactions on Circuits and Systems I, 62(3), 662\u2013670.","journal-title":"IEEE Transactions on Circuits and Systems I"},{"issue":"1","key":"9744_CR35","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TCSI.2014.2340553","volume":"62","author":"KK Lee","year":"2015","unstructured":"Lee, K. K., Lande, T. S., & H\u00e4fliger, P. T. (2015). A sub-\u03bcW bandgap reference circuit with an inherent curvature-compensation property. IEEE Transactions on Circuits and Systems I: Regular Papers, 62(1), 1\u20139.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"}],"container-title":["Wireless Personal Communications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-022-09744-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11277-022-09744-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-022-09744-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,12]],"date-time":"2022-09-12T12:41:51Z","timestamp":1662986511000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11277-022-09744-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,17]]},"references-count":35,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2022,9]]}},"alternative-id":["9744"],"URL":"https:\/\/doi.org\/10.1007\/s11277-022-09744-5","relation":{},"ISSN":["0929-6212","1572-834X"],"issn-type":[{"value":"0929-6212","type":"print"},{"value":"1572-834X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,5,17]]},"assertion":[{"value":"14 April 2022","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 May 2022","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"All authors declare that they have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}