{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T20:40:54Z","timestamp":1778877654248,"version":"3.51.4"},"reference-count":43,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2022,7,20]],"date-time":"2022-07-20T00:00:00Z","timestamp":1658275200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,7,20]],"date-time":"2022-07-20T00:00:00Z","timestamp":1658275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100004595","name":"Universiti Sains Malaysia","doi-asserted-by":"publisher","award":["304\/PCEDEC\/6315464"],"award-info":[{"award-number":["304\/PCEDEC\/6315464"]}],"id":[{"id":"10.13039\/501100004595","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Wireless Pers Commun"],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1007\/s11277-022-09933-2","type":"journal-article","created":{"date-parts":[[2022,7,20]],"date-time":"2022-07-20T14:04:07Z","timestamp":1658325847000},"page":"3615-3635","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Performance Analysis of Enhanced AES-128 and Blowfish Algorithms Through Parallel-Pipelined-Memory Techniques"],"prefix":"10.1007","volume":"127","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7406-6166","authenticated-orcid":false,"given":"Rafidah","family":"Ahmad","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamad Faiz","family":"Mohamed Omar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jagadheswaran","family":"Rajendran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Widad","family":"Ismail","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,7,20]]},"reference":[{"key":"9933_CR1","doi-asserted-by":"publisher","first-page":"18734","DOI":"10.1109\/ACCESS.2019.2896256","volume":"7","author":"Y Niu","year":"2019","unstructured":"Niu, Y., Zhang, J., Wang, A., & Chen, C. (2019). An efficient collision power attack on AES encryption in edge computing. IEEE Access, 7, 18734\u201318748. https:\/\/doi.org\/10.1109\/ACCESS.2019.2896256","journal-title":"IEEE Access"},{"issue":"4","key":"9933_CR2","doi-asserted-by":"publisher","first-page":"299","DOI":"10.14257\/IJSIA.2015.9.4.27","volume":"9","author":"R Bhanot","year":"2015","unstructured":"Bhanot, R., & Hans, R. (2015). A review and comparative analysis of various encryption algorithms. International Journal of Security and its Applications, 9(4), 299\u2013306. https:\/\/doi.org\/10.14257\/IJSIA.2015.9.4.27","journal-title":"International Journal of Security and its Applications"},{"issue":"6","key":"9933_CR3","doi-asserted-by":"publisher","first-page":"999","DOI":"10.1109\/TIFS.2014.2315534","volume":"9","author":"S Guo","year":"2014","unstructured":"Guo, S., Zhao, X., Zhang, F., Wang, T., Shi, Z., Standaert, F. X., & Ma, C. (2014). Exploiting the incomplete diffusion feature: A specialized analytical side-channel attack against the AES and its application to microcontroller implementations. IEEE Transaction on Information Forensics and Security, 9(6), 999\u20131014.","journal-title":"IEEE Transaction on Information Forensics and Security"},{"key":"9933_CR4","unstructured":"Schneier, B. (2009). Schneier on security: Another new AES attack. Retrieved 5 Sept 2016 from https:\/\/www.schneier.com\/blog\/archives\/2009\/07\/another_new_aes.html"},{"key":"9933_CR5","unstructured":"CISCO. (2019). Securing the internet of things: A proposed framework. Retrieved 16 Jan 2019 from http:\/\/www.cisco.com\/c\/en\/us\/about\/security-center\/secure-iot-proposed-framework.html"},{"issue":"1","key":"9933_CR6","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1080\/09747338.2020.1769508","volume":"61","author":"AN Tentu","year":"2020","unstructured":"Tentu, A. N. (2020). A review on evolution of symmetric key block ciphers and their applications. IETE Journal of Education, 61(1), 34\u201346. https:\/\/doi.org\/10.1080\/09747338.2020.1769508","journal-title":"IETE Journal of Education"},{"issue":"3","key":"9933_CR7","first-page":"213","volume":"10","author":"DS Abd Elminaam","year":"2010","unstructured":"Abd Elminaam, D. S., Kader, H. M. A., & Hadhoud, M. M. (2010). Evaluating the performance of symmetric encryption algorithms. International Journal of Network Security, 10(3), 213\u2013219.","journal-title":"International Journal of Network Security"},{"issue":"2","key":"9933_CR8","first-page":"6","volume":"1","author":"J Thakur","year":"2011","unstructured":"Thakur, J., & Kumar, N. (2011). DES, AES and blowfish: symmetric key cryptography algorithms simulation based performance analysis. International Journal of Emerging Technology and Advanced Engineering, 1(2), 6\u201312.","journal-title":"International Journal of Emerging Technology and Advanced Engineering"},{"issue":"9","key":"9933_CR9","first-page":"196","volume":"2","author":"PC Mandal","year":"2012","unstructured":"Mandal, P. C. (2012). Superiority of blowfish algorithm. International Journal of Advanced Research in Computer Science and Software Engineering, 2(9), 196\u2013201.","journal-title":"International Journal of Advanced Research in Computer Science and Software Engineering"},{"issue":"2013","key":"9933_CR10","doi-asserted-by":"publisher","first-page":"259","DOI":"10.1016\/j.micpro.2013.02.002","volume":"37","author":"A Prakash","year":"2013","unstructured":"Prakash, A., Lam, S. K., Clarke, C. T., & Srikanthan, T. (2013). FPGA-aware techniques for rapid generation of profitable custom instructions. Microprocessors and Microsystems, 37(2013), 259\u2013269. https:\/\/doi.org\/10.1016\/j.micpro.2013.02.002","journal-title":"Microprocessors and Microsystems"},{"issue":"6","key":"9933_CR11","first-page":"12646","volume":"4","author":"A Devi","year":"2015","unstructured":"Devi, A., Sharma, A., & Rangra, A. (2015). Performance analysis of symmetric key algorithms: DES, AES, and blowfish for image encryption and decryption. International Journal of Engineering and Computer Science, 4(6), 12646\u201312651.","journal-title":"International Journal of Engineering and Computer Science"},{"key":"9933_CR12","doi-asserted-by":"crossref","unstructured":"Patil, P., Narayankar, P., Narayan, D.G., & Meena, S.M. (2016). A comprehensive evaluation of cryptographic algorithms: DES, 3DES, AES, RSA and Blowfish. In: Proceedings of the 2016 International Conference on Information Security & Privacy (ICISP2015), Procedia Computer Science, Elsevier, 78; pp. 617\u2013624, Nagpur, India.","DOI":"10.1016\/j.procs.2016.02.108"},{"issue":"9","key":"9933_CR13","first-page":"15772","volume":"4","author":"S Rajasekaravarma","year":"2016","unstructured":"Rajasekaravarma, S., & Joshna, S. (2016). Symmetric key algorithms: a comparative analysis. International Journal of Innovative Research in Computer and Communication Engineering, 4(9), 15772\u201315775.","journal-title":"International Journal of Innovative Research in Computer and Communication Engineering"},{"key":"9933_CR14","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1016\/j.jnca.2015.10.007","volume":"20","author":"NBF Silva","year":"2016","unstructured":"Silva, N. B. F., Pigatto, D. F., Martins, P. S., & Branco, K. R. L. J. C. (2016). Case studies of performance evaluation of cryptographic algorithms for an embedded system and a general purpose computer. Journal of Network and Computer Applications, 20, 13\u2013143. https:\/\/doi.org\/10.1016\/j.jnca.2015.10.007","journal-title":"Journal of Network and Computer Applications"},{"key":"9933_CR15","unstructured":"Sohal, M., & Sharma, S. (2018). BDNA-A DNA inspired symmetric key cryptographic technique to secure cloud computing. Journal of King Saud University, Computer and Information Sciences, 1\u20139, in press."},{"issue":"2","key":"9933_CR16","first-page":"1","volume":"3","author":"MN Nazeh Abdul Wahid","year":"2018","unstructured":"Nazeh Abdul Wahid, M. N., Ali, A., Esparham, B., & Marwan, M. D. (2018). A comparison of cryptographic algorithms: DES, 3DES, AES, RSA and blowfish for guessing attacks prevention. Journal of Computer Science Applications and Information Technology, 3(2), 1\u20137.","journal-title":"Journal of Computer Science Applications and Information Technology"},{"key":"9933_CR17","doi-asserted-by":"crossref","unstructured":"Schneier, B., & Whiting, D. (1997). Fast software encryption: designing encryption for optimal speed on the Intel Pentium processor. In: Proceedings of 4th international workshop on fast software encryption. LNCS, pp. 242\u2013259. Springer Verlag.","DOI":"10.1007\/BFb0052351"},{"issue":"1119","key":"9933_CR18","doi-asserted-by":"publisher","first-page":"1","DOI":"10.3390\/app8071119","volume":"8","author":"S Ghosh","year":"2018","unstructured":"Ghosh, S., & Karar, V. (2018). Blowfish hybridized weighted attribute-based encryption for secure and efficient data collaboration in cloud computing. Applied Sciences, 8(1119), 1\u201315. https:\/\/doi.org\/10.3390\/app8071119","journal-title":"Applied Sciences"},{"issue":"6","key":"9933_CR19","first-page":"447","volume":"15","author":"CP Fan","year":"2008","unstructured":"Fan, C. P., & Hwang, J. K. (2008). FPGA implementations of high throughput sequential and fully pipelined AES algorithm. International Journal of Electrical Engineering, 15(6), 447\u2013455.","journal-title":"International Journal of Electrical Engineering"},{"key":"9933_CR20","first-page":"114","volume":"2","author":"O Prasanthi","year":"2012","unstructured":"Prasanthi, O., & Reddy, M. S. (2012). Enhanced AES algorithm. International Journal of Computer Applications in Engineering Sciences, 2, 114\u2013118.","journal-title":"International Journal of Computer Applications in Engineering Sciences"},{"key":"9933_CR21","first-page":"8707","volume":"5","author":"U Subhashini","year":"2016","unstructured":"Subhashini, U., & Jagadeeswari, M. (2016). FPGA based encryption algorithm for secure communication. International Journal of Innovative Research in Science, Engineering and Technology, 5, 8707\u20138714.","journal-title":"International Journal of Innovative Research in Science, Engineering and Technology"},{"key":"9933_CR22","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.measurement.2019.107429","volume":"153","author":"A Toubal","year":"2020","unstructured":"Toubal, A., Bengherbia, B., Zmirli, M. O., & Guessoum, A. (2020). FPGA implementation of a wireless sensor node with built-in security coprocessors for secured key exchange and data transfer. Measurement, 153, 1\u201316. https:\/\/doi.org\/10.1016\/j.measurement.2019.107429","journal-title":"Measurement"},{"key":"9933_CR23","unstructured":"Elbirt, A.J., Yip, W., Chetwynd, B., & Paar, C. (2000). An FPGA implementation and performance evaluation of the AES block cipher candidate algorithm finalists. In: Proceedings of the third advanced encryption standard candidate conference, national institute of standards and technology (NIST), pp. 13\u201327, New York."},{"key":"9933_CR24","doi-asserted-by":"publisher","first-page":"317","DOI":"10.1016\/j.micpro.2004.12.001","volume":"29","author":"SM Yoo","year":"2005","unstructured":"Yoo, S. M., Kotturi, D., Pan, D. W., & Blizzard, J. (2005). An AES crypto chip using a high-speed parallel pipelined architecture. Microprocessors and Microsystems, 29, 317\u2013326. https:\/\/doi.org\/10.1016\/j.micpro.2004.12.001","journal-title":"Microprocessors and Microsystems"},{"issue":"2","key":"9933_CR25","first-page":"67","volume":"1","author":"SE Adib","year":"2012","unstructured":"Adib, S. E., & Raissouni, N. (2012). AES encryption algorithm hardware implementation: throughput and area comparison of 128, 192 and 256-bits key. International Journal of Reconfigurable and Embedded Systems, 1(2), 67\u201374.","journal-title":"International Journal of Reconfigurable and Embedded Systems"},{"issue":"1","key":"9933_CR26","doi-asserted-by":"publisher","first-page":"36","DOI":"10.1109\/TCSII.2012.2234891","volume":"60","author":"Y Wang","year":"2013","unstructured":"Wang, Y., & Ha, Y. (2013). FPGA-based 40.9-Gbits\/s masked AES with area optimization for storage area network. IEEE Transactions on Circuits and Systems-II: Express Briefs, 60(1), 36\u201340. https:\/\/doi.org\/10.1109\/TCSII.2012.2234891","journal-title":"IEEE Transactions on Circuits and Systems-II: Express Briefs"},{"key":"9933_CR27","doi-asserted-by":"publisher","first-page":"1135","DOI":"10.1016\/j.protcy.2016.05.066","volume":"24","author":"S Neenu","year":"2016","unstructured":"Neenu, S., & Bonifus, P. L. (2016). Design of AES architecture with area and speed tradeoff. Elsevier Procedia Technology, 24, 1135\u20131140.","journal-title":"Elsevier Procedia Technology"},{"key":"9933_CR28","doi-asserted-by":"publisher","first-page":"106","DOI":"10.1016\/j.jpdc.2017.01.029","volume":"106","author":"A Nuray","year":"2017","unstructured":"Nuray, A., Beuchat, J. L., Okamoto, E., San, I., & Yamazaki, T. (2017). A low-area unified hardware architecture for the AES and the cryptographic hash function Grostl. Journal of Parallel and Distributed Computing, 106, 106\u2013120. https:\/\/doi.org\/10.1016\/j.jpdc.2017.01.029","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"9933_CR29","doi-asserted-by":"crossref","unstructured":"Guruprasad, S.P., & Chandrasekar, B.S. (2018). An evaluation framework for security algorithms performance realization on FPGA. In: Proceedings of the 2018 IEEE international conference on current trends in advanced computing, pp. 1\u20136, Bangalore, India.","DOI":"10.1109\/ICCTAC.2018.8370396"},{"issue":"1","key":"9933_CR30","doi-asserted-by":"publisher","first-page":"287","DOI":"10.11591\/ijeecs.v20.i1.pp287-299","volume":"20","author":"M Nabil","year":"2020","unstructured":"Nabil, M., Khalaf, A. A. M., & Hassan, S. M. (2020). Design and implementation of pipelined and parallel AES encryption systems using FPGA. Indonesian Journal of Electrical Engineering and Computer Science, 20(1), 287\u2013299. https:\/\/doi.org\/10.11591\/ijeecs.v20.i1.pp287-299","journal-title":"Indonesian Journal of Electrical Engineering and Computer Science"},{"issue":"2023","key":"9933_CR31","doi-asserted-by":"publisher","first-page":"1","DOI":"10.3390\/electronics10162023","volume":"10","author":"TM Kumar","year":"2021","unstructured":"Kumar, T. M., Reddy, K. S., Rinaldi, S., Parameshachari, B. D., & Arunachalam, K. (2021). A low area high speed FPGA implementation of AES architecture for cryptography application. Electronics, 10(2023), 1\u201322. https:\/\/doi.org\/10.3390\/electronics10162023","journal-title":"Electronics"},{"key":"9933_CR32","doi-asserted-by":"crossref","unstructured":"Sudarshan, T.S.B., Mir, R.A., & Vijayalakshmi, S. (2005). DRIL-A flexible architecture for Blowfish algorithm encryption using dynamic reconfiguration, replication, inner-loop pipelining, loop folding techniques. Lecture notes in computer science (including subseries lecture notes in artificial intelligence and lecture notes in bioinformatics). LCNS, pp. 625\u2013639. Springer Verlag.","DOI":"10.1007\/11572961_51"},{"issue":"3","key":"9933_CR33","doi-asserted-by":"publisher","first-page":"327","DOI":"10.1142\/S0219467810003809","volume":"10","author":"P Karthigaikumar","year":"2010","unstructured":"Karthigaikumar, P., & Baskaran, K. (2010). Partially pipelined VLSI implementation of blowfish encryption\/decryption algorithm. International Journal of Image and Graphics, 10(3), 327\u2013341.","journal-title":"International Journal of Image and Graphics"},{"key":"9933_CR34","doi-asserted-by":"publisher","unstructured":"Kurniawan, N.P., Purwanto, Y., & Darlis, D. (2014). An implementation of data encryption for internet of things using blowfish algorithm on FPGA. In: Proceedings of the 2nd international conference on information and communication technology, IEEE, pp. 75\u201379, Bandung, Indonesia. https:\/\/doi.org\/10.1109\/ICoICT.2014.6914043","DOI":"10.1109\/ICoICT.2014.6914043"},{"issue":"6","key":"9933_CR35","doi-asserted-by":"publisher","first-page":"2087","DOI":"10.18576\/amis\/100611","volume":"10","author":"S Oukili","year":"2016","unstructured":"Oukili, S., & Bri, S. (2016). High throughput parallel implementation of blowfish algorithm. International Journal of Applied Mathematics and Information Sciences, 10(6), 2087\u20132092.","journal-title":"International Journal of Applied Mathematics and Information Sciences"},{"key":"9933_CR36","doi-asserted-by":"publisher","first-page":"248","DOI":"10.1016\/j.protcy.2016.08.104","volume":"25","author":"M Suresh","year":"2016","unstructured":"Suresh, M., & Neema, M. (2016). Hardware implementation of blowfish algorithm for the secure data transmission in internet of things. Elsevier Procedia Technology, 25, 248\u2013255. https:\/\/doi.org\/10.1016\/j.protcy.2016.08.104","journal-title":"Elsevier Procedia Technology"},{"issue":"1","key":"9933_CR37","first-page":"316","volume":"17","author":"VP Bansal","year":"2016","unstructured":"Bansal, V. P., & Jassal, P. S. (2016). Synthesis and analysis of 64-bit blowfish algorithm using VHDL. International Journal of Engineering Sciences, 17(1), 316\u2013322.","journal-title":"International Journal of Engineering Sciences"},{"key":"9933_CR38","doi-asserted-by":"publisher","unstructured":"Chatterjee, S.R., Majumder, S., & Pramanik, B. (2014). FPGA implementation of pipelined blowfish algorithm. In: Proceedings of 5th international symposium electronic system design, pp. 208\u2013209. https:\/\/doi.org\/10.21817\/ijet\/2017\/v9i2\/170902320.","DOI":"10.21817\/ijet\/2017\/v9i2\/170902320"},{"key":"9933_CR39","doi-asserted-by":"crossref","unstructured":"Nalawade, S., & Gawali, D.H. (2017). Design and implementation of blowfish algorithm using reconfigurable platform. In: Proceedings of the 2017 international conference on recent innovations in signal processing and embedded systems, IEEE, pp. 479\u2013484, Bhopal, India.","DOI":"10.1109\/RISE.2017.8378204"},{"key":"9933_CR40","unstructured":"Russell. (2019). Nandland: What is setup and hold time in an FPGA? Retrieved 25 May 2019 from https:\/\/www.nandland.com\/articles\/setup-and-hold-time-in-an-fpga.html"},{"key":"9933_CR41","unstructured":"Xilinx, Inc. (2015). Zynq-7000 all programmable SoC overview. Product specification, DS190, v(1.8), USA."},{"key":"9933_CR42","doi-asserted-by":"publisher","first-page":"471","DOI":"10.1007\/s11277-018-6031-8","volume":"104","author":"R Ahmad","year":"2019","unstructured":"Ahmad, R., Kho, D., Abd Manaf, A., & Ismail, W. (2019). Parallel-pipelined-memory-based blowfish design with reduced FPGA utilization for secure ZigBee real-time transmission. Wireless Personal Communications, 104, 471\u2013489. https:\/\/doi.org\/10.1007\/s11277-018-6031-8","journal-title":"Wireless Personal Communications"},{"key":"9933_CR43","unstructured":"Xilinx, Inc. (2017). User guide: Power analysis and optimization, UG907, v2017.3, USA."}],"container-title":["Wireless Personal Communications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-022-09933-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11277-022-09933-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-022-09933-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,9]],"date-time":"2022-12-09T09:19:21Z","timestamp":1670577561000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11277-022-09933-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7,20]]},"references-count":43,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2022,12]]}},"alternative-id":["9933"],"URL":"https:\/\/doi.org\/10.1007\/s11277-022-09933-2","relation":{},"ISSN":["0929-6212","1572-834X"],"issn-type":[{"value":"0929-6212","type":"print"},{"value":"1572-834X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,7,20]]},"assertion":[{"value":"1 July 2022","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 July 2022","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors have no conflicts of interest to declare that are relevant to the content of this article.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}