{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,6]],"date-time":"2026-02-06T04:01:33Z","timestamp":1770350493773,"version":"3.49.0"},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2023,2,25]],"date-time":"2023-02-25T00:00:00Z","timestamp":1677283200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,2,25]],"date-time":"2023-02-25T00:00:00Z","timestamp":1677283200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Wireless Pers Commun"],"published-print":{"date-parts":[[2023,3]]},"DOI":"10.1007\/s11277-023-10170-4","type":"journal-article","created":{"date-parts":[[2023,2,25]],"date-time":"2023-02-25T09:03:18Z","timestamp":1677315798000},"page":"1009-1024","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["LDML: A Proposal to Reduce Leakage Power in DML Circuits"],"prefix":"10.1007","volume":"129","author":[{"given":"Neetika","family":"Yadav","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Neeta","family":"Pandey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0860-1121","authenticated-orcid":false,"given":"Deva","family":"Nand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,2,25]]},"reference":[{"issue":"3","key":"10170_CR1","doi-asserted-by":"publisher","first-page":"44","DOI":"10.1109\/MCE.2014.2317896","volume":"3","author":"L Zhang","year":"2014","unstructured":"Zhang, L. (2014). Silicon process and manufacturing technology evolution: An overview of advancements in chip making. IEEE Consumer Electronics Magazine, 3(3), 44\u201348. https:\/\/doi.org\/10.1109\/MCE.2014.2317896","journal-title":"IEEE Consumer Electronics Magazine"},{"issue":"1","key":"10170_CR2","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1109\/MSSC.2018.2882285","volume":"11","author":"L Xiu","year":"2019","unstructured":"Xiu, L. (2019). Time Moore: Exploiting Moore\u2019s law from the perspective of time. IEEE Solid State Circuits Magazine, 11(1), 39\u201355. https:\/\/doi.org\/10.1109\/MSSC.2018.2882285","journal-title":"IEEE Solid State Circuits Magazine"},{"key":"10170_CR3","doi-asserted-by":"publisher","DOI":"10.1007\/b101914","volume-title":"Power aware design methodologies","author":"M Pedram","year":"2002","unstructured":"Pedram, M., & Rabaey, J. (2002). Power aware design methodologies. Kluwer Academic Publishers. https:\/\/doi.org\/10.1007\/b101914"},{"key":"10170_CR4","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71713-5","volume-title":"Low power design essentials","author":"J Rabaey","year":"2009","unstructured":"Rabaey, J. (2009). Low power design essentials. Berlin: Springer. https:\/\/doi.org\/10.1007\/978-0-387-71713-5"},{"issue":"1","key":"10170_CR5","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/92.748196","volume":"7","author":"L Wei","year":"1999","unstructured":"Wei, L., Chen, Z., Roy, K., Johnson, M. C., Ye, Y., & De, V. K. (1999). Design and optimization of dual-threshold circuits for low-voltage low-power applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 7(1), 16\u201324. https:\/\/doi.org\/10.1109\/92.748196","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"10170_CR6","doi-asserted-by":"publisher","unstructured":"Wei, L., Chen, Z., Roy, K., Ye, Y., & De, V. (1999). Mixed-Vth (MVT) CMOS circuit design methodology for low power applications. In Proceedings of the 36th annual ACM\/IEEE design automation conference, New Orleans, LA, USA (pp. 430\u2013435). https:\/\/doi.org\/10.1109\/DAC.1999.781355","DOI":"10.1109\/DAC.1999.781355"},{"issue":"11","key":"10170_CR7","doi-asserted-by":"publisher","first-page":"1250","DOI":"10.1109\/TVLSI.2006.886398","volume":"14","author":"JC Park","year":"2006","unstructured":"Park, J. C., & Mooney, V. J., III. (2006). Sleepy stack leakage reduction. IEEE Transactions on Very Large Scale Integration (VLSI) systems, 14(11), 1250\u20131263. https:\/\/doi.org\/10.1109\/TVLSI.2006.886398","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) systems"},{"key":"10170_CR8","doi-asserted-by":"publisher","unstructured":"Islam, M. S., Nasrin, M. S., Mansur, N., & Tasneem, N. (2010). Dual stack method: A novel approach to low leakage and speed power product VLSI design. In International conference on electrical & computer engineering (ICECE 2010) (pp. 89\u201392). IEEE, Dhaka, Bangladesh. https:\/\/doi.org\/10.1109\/ICELCE.2010.5700560","DOI":"10.1109\/ICELCE.2010.5700560"},{"issue":"5","key":"10170_CR9","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1145\/1360464.1360471","volume":"35","author":"P Lakshmikanthan","year":"2007","unstructured":"Lakshmikanthan, P., & Nunez, A. (2007). VCLEARIT: A VLSI CMOS circuit leakage reduction technique for nanoscale technologies. ACM Sigarch Computer Architecture News, 35(5), 10\u201316. https:\/\/doi.org\/10.1145\/1360464.1360471","journal-title":"ACM Sigarch Computer Architecture News"},{"issue":"12","key":"10170_CR10","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1088\/1674-4926\/35\/12\/125001","volume":"35","author":"R Anjana","year":"2014","unstructured":"Anjana, R., & Somkuwar, A. (2014). FELERION: A new approach for leakage power reduction. Journal of Semiconductors, 35(12), 1\u20135. https:\/\/doi.org\/10.1088\/1674-4926\/35\/12\/125001","journal-title":"Journal of Semiconductors"},{"issue":"2","key":"10170_CR11","doi-asserted-by":"publisher","first-page":"196","DOI":"10.1109\/TVLSI.2003.821547","volume":"12","author":"N Hanchate","year":"2004","unstructured":"Hanchate, N., & Ranganathan, N. (2004). LECTOR: A technique for leakage reduction in CMOS circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(2), 196\u2013205. https:\/\/doi.org\/10.1109\/TVLSI.2003.821547","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"6","key":"10170_CR12","doi-asserted-by":"publisher","first-page":"2707","DOI":"10.1007\/s00034-013-9615-2","volume":"32","author":"TK Gupta","year":"2013","unstructured":"Gupta, T. K., & Khare, K. (2013). LECTOR with footed-diode inverter: A technique for leakage reduction in domino circuits. Circuits, Systems and Signal Processing, 32(6), 2707\u20132722. https:\/\/doi.org\/10.1007\/s00034-013-9615-2","journal-title":"Circuits, Systems and Signal Processing"},{"key":"10170_CR13","doi-asserted-by":"publisher","unstructured":"Katrue, S., & Kudithipudi, D. (2008). GALEOR: Leakage reduction for CMOS circuits. In 15th IEEE international conference on electronics, circuits and systems (pp. 574\u2013577), IEEE, St. Julien\u2019s. https:\/\/doi.org\/10.1109\/ICECS.2008.4674918","DOI":"10.1109\/ICECS.2008.4674918"},{"issue":"1","key":"10170_CR14","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1080\/00207217.2013.769186","volume":"101","author":"VK Sharma","year":"2014","unstructured":"Sharma, V. K., Pattanaik, M., & Raj, B. (2014). ONOFIC approach: Low power high speed nanoscale VLSI circuits design. International Journal of Electronics, 101(1), 61\u201373. https:\/\/doi.org\/10.1080\/00207217.2013.769186","journal-title":"International Journal of Electronics"},{"issue":"2","key":"10170_CR15","doi-asserted-by":"publisher","first-page":"200","DOI":"10.1080\/00207217.2014.896042","volume":"102","author":"VK Sharma","year":"2015","unstructured":"Sharma, V. K., Pattanaik, M., & Raj, B. (2015). INDEP approach for leakage reduction in nanoscale CMOS circuits. International Journal of Electronics, 102(2), 200\u2013215. https:\/\/doi.org\/10.1080\/00207217.2014.896042","journal-title":"International Journal of Electronics"},{"key":"10170_CR16","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1155\/2017\/8207104","volume":"2017","author":"P Bajpai","year":"2017","unstructured":"Bajpai, P., Pandey, N., Gupta, K., Panda, J., Bajpai, P., et al. (2017). On improving the performance of dynamic DCVSL circuits. Journal of Electrical and Computer Engineering, 2017, 1\u201311. https:\/\/doi.org\/10.1155\/2017\/8207104","journal-title":"Journal of Electrical and Computer Engineering"},{"issue":"1","key":"10170_CR17","doi-asserted-by":"publisher","first-page":"221","DOI":"10.1007\/s10470-019-01466-2","volume":"100","author":"P Bajpai","year":"2019","unstructured":"Bajpai, P., Pandey, N., Gupta, K., & Panda, J. (2019). LECTOR incorporated Differential Cascode Voltage Swing Logic (L-DCVSL). Analog Integrated Circuits and Signal Processing, 100(1), 221\u2013234. https:\/\/doi.org\/10.1007\/s10470-019-01466-2","journal-title":"Analog Integrated Circuits and Signal Processing"},{"issue":"2","key":"10170_CR18","doi-asserted-by":"publisher","first-page":"165","DOI":"10.1080\/02564602.2016.1162116","volume":"34","author":"R Lorenzo","year":"2017","unstructured":"Lorenzo, R., & Chaudhury, S. (2017). Review of circuit level leakage minimization techniques in CMOS VLSI circuits. IETE Technical Review, 34(2), 165\u2013187. https:\/\/doi.org\/10.1080\/02564602.2016.1162116","journal-title":"IETE Technical Review"},{"issue":"5","key":"10170_CR19","doi-asserted-by":"publisher","first-page":"979","DOI":"10.1109\/TVLSI.2012.2198678","volume":"21","author":"A Kaizerman","year":"2013","unstructured":"Kaizerman, A., Fisher, S., & Fish, A. (2013). Subthreshold dual mode logic. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 21(5), 979\u2013983. https:\/\/doi.org\/10.1109\/TVLSI.2012.2198678","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"10170_CR20","doi-asserted-by":"publisher","first-page":"258","DOI":"10.1109\/ACCESS.2013.2262015","volume":"1","author":"I Levi","year":"2013","unstructured":"Levi, I., & Fish, A. (2013). Dual mode logic\u2014Design for energy efficiency and high performance. IEEE Access, 1, 258\u2013265. https:\/\/doi.org\/10.1109\/ACCESS.2013.2262015","journal-title":"IEEE Access"},{"issue":"6","key":"10170_CR21","doi-asserted-by":"publisher","first-page":"553","DOI":"10.1016\/j.mejo.2013.03.005","volume":"44","author":"I Levi","year":"2013","unstructured":"Levi, I., Kaizerman, A., & Fish, A. (2013). Low voltage dual mode logic: Model analysis and parameter extraction. Microelectronics journal, 44(6), 553\u2013560. https:\/\/doi.org\/10.1016\/j.mejo.2013.03.005","journal-title":"Microelectronics journal"},{"key":"10170_CR22","doi-asserted-by":"publisher","first-page":"3089","DOI":"10.1109\/ACCESS.2016.2514398","volume":"3","author":"V Yuzhaninov","year":"2016","unstructured":"Yuzhaninov, V., Levi, I., & Fish, A. (2016). Design flow and characterization methodology for dual mode logic. IEEE Access, 3, 3089\u20133101. https:\/\/doi.org\/10.1109\/ACCESS.2016.2514398","journal-title":"IEEE Access"},{"issue":"4","key":"10170_CR23","doi-asserted-by":"crossref","first-page":"723","DOI":"10.24425\/ijet.2019.130253","volume":"65","author":"P Bikki","year":"2019","unstructured":"Bikki, P. (2019). Analysis of high-performance near-threshold dual mode logic design. International Journal of Electronics and Telecommunications, 65(4), 723\u2013729.","journal-title":"International Journal of Electronics and Telecommunications"},{"key":"10170_CR24","doi-asserted-by":"publisher","first-page":"246","DOI":"10.1016\/j.vlsi.2016.07.004","volume":"55","author":"L Moyal","year":"2016","unstructured":"Moyal, L., Levi, I., Teman, A., & Fish, A. (2016). Synthesis of dual mode logic. Integration, the VLSI Journal, 55, 246\u2013253. https:\/\/doi.org\/10.1016\/j.vlsi.2016.07.004","journal-title":"Integration, the VLSI Journal"},{"key":"10170_CR25","doi-asserted-by":"publisher","unstructured":"Levi, I., Bass, O., Kaizerman, A., Belenky, A., & Fish, A. (2012). High speed dual mode logic carry look ahead adder. In 2012 ieee international symposium on circuits and systems (ISCAS) (pp. 3037\u20133040). IEEE, Seoul, South Korea. https:\/\/doi.org\/10.1109\/ISCAS.2012.6271959","DOI":"10.1109\/ISCAS.2012.6271959"},{"key":"10170_CR26","doi-asserted-by":"publisher","first-page":"71","DOI":"10.1016\/j.vlsi.2018.08.003","volume":"64","author":"RD Rose","year":"2019","unstructured":"Rose, R. D., Romero, P., & Lanuzza, M. (2019). Double-precision dual mode logic carry-save multiplier. Integration, the VLSI Jouirnal, 64, 71\u201377. https:\/\/doi.org\/10.1016\/j.vlsi.2018.08.003","journal-title":"Integration, the VLSI Jouirnal"},{"issue":"5","key":"10170_CR27","doi-asserted-by":"publisher","first-page":"1042","DOI":"10.1109\/TVLSI.2013.2257902","volume":"22","author":"I Levi","year":"2013","unstructured":"Levi, I., Belenky, A., & Fish, A. (2013). Logical effort for CMOS-based dual mode logic gates. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 22(5), 1042\u20131053. https:\/\/doi.org\/10.1109\/TVLSI.2013.2257902","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"10170_CR28","doi-asserted-by":"publisher","unstructured":"Taco, R., Levi, I., Lanuzza, M., & Fish, A. (2017). Evaluation of dual mode logic in 28 nm FD-SOI technology. In 2017 IEEE international symposium on circuits and systems (ISCAS) (pp. 1\u20134). IEEE, MD, USA. https:\/\/doi.org\/10.1109\/ISCAS.2017.8050998","DOI":"10.1109\/ISCAS.2017.8050998"},{"key":"10170_CR29","doi-asserted-by":"publisher","unstructured":"Taco, R., Levi, I., Lanuzza, M., & Fish, A. (2017). Energy-delay tradeoffs of low-voltage dual mode logic in 28nm FD-SOI. In 2017 IEEE SOI-3D-subthreshold microelectronics technology unified conference (S3S) (pp. 1\u20133). IEEE, CA, USA. https:\/\/doi.org\/10.1109\/S3S.2017.8309250","DOI":"10.1109\/S3S.2017.8309250"},{"key":"10170_CR30","doi-asserted-by":"publisher","unstructured":"Taco, R., Levi, I., Lanuzza, M., & Fish, A. (2019). Live demo: An 88fJ\/40 MHz [0.4 V]\u20130.61 pj\/1GHz [0.9 V] dual mode logic 8\u00d7 8-bit multiplier accumulator with a self-adjustment mechanism in 28 nm FD-SOI. In 2019 IEEE international symposium on circuits and systems (ISCAS) (p. 1). IEEE, Sapporo, Japan. https:\/\/doi.org\/10.1109\/ISCAS.2019.8702170","DOI":"10.1109\/ISCAS.2019.8702170"},{"issue":"2","key":"10170_CR31","first-page":"60","volume":"5","author":"CE Jose","year":"2015","unstructured":"Jose, C. E., & Kousalya, B. (2015). Power reduction in CMOS sub-threshold dual mode logic circuits by power gating. IOSR Journal of VLSI and Signal Processing, 5(2), 60\u201367.","journal-title":"IOSR Journal of VLSI and Signal Processing"},{"issue":"4","key":"10170_CR32","doi-asserted-by":"publisher","first-page":"174","DOI":"10.15623\/ijret.2014.0304032","volume":"3","author":"PV Lakshmisree","year":"2014","unstructured":"Lakshmisree, P. V., & Raghu, M. C. (2014). Design of subthreshold DML logic gates with power gating techniques. International Journal of Research in Engineering and Technology, 3(4), 174\u2013180. https:\/\/doi.org\/10.15623\/ijret.2014.0304032","journal-title":"International Journal of Research in Engineering and Technology"},{"issue":"12","key":"10170_CR33","first-page":"4067","volume":"4","author":"SN Singh","year":"2015","unstructured":"Singh, S. N., & Madhu, R. (2015). Power analysis for CMOS based dual mode logic gates using power gating techniques. International Journal of Science, Engineering and Technology Research, 4(12), 4067\u20134072.","journal-title":"International Journal of Science, Engineering and Technology Research"},{"issue":"5","key":"10170_CR34","first-page":"1462","volume":"4","author":"SS Patil","year":"2017","unstructured":"Patil, S. S., Pathak, S. S., Kathar, R. R., & Patil, D. S. (2017). Low power based dual mode logic gates using power gating technique. International Research Journal of Engineering and Technology, 4(5), 1462\u20131467.","journal-title":"International Research Journal of Engineering and Technology"},{"key":"10170_CR35","doi-asserted-by":"publisher","unstructured":"Bikki, P., & Karuppanan, P. (2016). Low power and high performance multi-Vth dual mode logic design. In 11th international conference on industrial and information systems, Roorkee, India (pp. 463\u2013468). https:\/\/doi.org\/10.1109\/ICIINFS.2016.8262985","DOI":"10.1109\/ICIINFS.2016.8262985"}],"container-title":["Wireless Personal Communications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-023-10170-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11277-023-10170-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-023-10170-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,15]],"date-time":"2024-10-15T04:42:02Z","timestamp":1728967322000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11277-023-10170-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2,25]]},"references-count":35,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2023,3]]}},"alternative-id":["10170"],"URL":"https:\/\/doi.org\/10.1007\/s11277-023-10170-4","relation":{},"ISSN":["0929-6212","1572-834X"],"issn-type":[{"value":"0929-6212","type":"print"},{"value":"1572-834X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,2,25]]},"assertion":[{"value":"4 February 2023","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"25 February 2023","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}