{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,14]],"date-time":"2026-07-14T16:38:04Z","timestamp":1784047084574,"version":"3.55.0"},"reference-count":38,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Wireless Pers Commun"],"published-print":{"date-parts":[[2024,5]]},"DOI":"10.1007\/s11277-024-11293-y","type":"journal-article","created":{"date-parts":[[2024,6,25]],"date-time":"2024-06-25T12:01:47Z","timestamp":1719316907000},"page":"867-882","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Performance Assessment of High-k SOI GaN FinFET with Different Fin Aspect Ratio for RF\/Wireless Applications"],"prefix":"10.1007","volume":"136","author":[{"given":"Vandana Singh","family":"Rajawat","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bharat","family":"Choudhary","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8043-8253","authenticated-orcid":false,"given":"Ajay","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2024,6,25]]},"reference":[{"key":"11293_CR1","doi-asserted-by":"publisher","unstructured":"Moore GE (1998). Cramming more components onto integrated circuits. Proceedings of the Ieee, 86, 82\u201385. https:\/\/doi.org\/10.1109\/JPROC.1998.658762.","DOI":"10.1109\/JPROC.1998.658762"},{"key":"11293_CR2","doi-asserted-by":"publisher","first-page":"36","DOI":"10.1016\/j.mejo.2015.12","volume":"49","author":"A Kumar","year":"2016","unstructured":"Kumar, A., Gupta, N., & Chaujar, R. (2016). TCAD RF performance investigation of transparent gate recessed channel MOSFET. Microelectronics Journal, 49, 36\u201342. https:\/\/doi.org\/10.1016\/j.mejo.2015.12.","journal-title":"Microelectronics Journal"},{"key":"11293_CR3","doi-asserted-by":"publisher","first-page":"135","DOI":"10.1016\/j.sse.2012.10.018","volume":"80","author":"DY Jeon","year":"2013","unstructured":"Jeon, D. Y., Park, S. J., Mouis, M., Barraud, S., Kim, G. T., & Ghibaudo, G. (2013). Low-temperature electrical characterization of junctionless transistors. Solid State Electronics, 80, 135\u2013141. https:\/\/doi.org\/10.1016\/j.sse.2012.10.018.","journal-title":"Solid State Electronics"},{"issue":"1","key":"11293_CR4","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1149\/1.3474137","volume":"31","author":"RT Doria","year":"2010","unstructured":"Doria, R. T., Pavanello, M. A., Lee, C. W., Ferain, I., Dehdashti-Akhavan, N., Yan, R., Razavi, P., Yu, R., Kranti, A., & Colinge, J. P. (2010). Analog operation and harmonic distortion temperature dependence of nMOS Junctionless transistors. Ecs Transactions, 31(1), 13\u201320. https:\/\/doi.org\/10.1149\/1.3474137.","journal-title":"Ecs Transactions"},{"key":"11293_CR5","doi-asserted-by":"publisher","first-page":"2655","DOI":"10.1007\/s12633-020-00618-8","volume":"13","author":"A Samal","year":"2021","unstructured":"Samal, A., Pradhan, K. P., & Mohapatra, S. K. (2021). Improvising the switching ratio through low-k\/High-k spacer and dielectric gate stack in 3D FinFET - a simulation perspective. Silicon, 13, 2655\u20132660. https:\/\/doi.org\/10.1007\/s12633-020-00618-8.","journal-title":"Silicon"},{"key":"11293_CR6","doi-asserted-by":"crossref","unstructured":"Deshmukh, A., Khanzode, S., Kakde, & Shah, N. (2015). Compairing FinFETs: SOI Vs Bulk: Process variability, process cost, and device performance, in Computer, Communication and Control (IC4), 2015 International Conference on, pp. 1\u20134.","DOI":"10.1109\/IC4.2015.7375645"},{"key":"11293_CR7","doi-asserted-by":"publisher","first-page":"110","DOI":"10.1109\/JEDS.2016.2532965","volume":"4","author":"S Sahay","year":"2016","unstructured":"Sahay, S., & Kumar, M. J. (2016). Realizing efficient volume depletion in SOI junctionless FETs. IEEE Journal of the Electron Devices Society, 4, 110\u2013115.","journal-title":"IEEE Journal of the Electron Devices Society"},{"key":"11293_CR8","doi-asserted-by":"publisher","first-page":"5867","DOI":"10.1007\/s00542-017-3348-2","volume":"23","author":"A Kumar","year":"2017","unstructured":"Kumar, A., Tripathi, M., & Chaujar, R. (2017). Investigation of parasitic capacitances of In2O5Sn gate electrode recessed channel MOSFET for ULSI switching applications. Microsystem Technologies, 23, 5867\u20135874.","journal-title":"Microsystem Technologies"},{"key":"11293_CR9","doi-asserted-by":"crossref","unstructured":"A. Kumar, & M. Tripathi, and R. Chaujar Reliability issues of In2O5Sn Gate Electrode Recessed Channel MOSFET: Impact of interface trap charges and temperature IEEE transactions on Electron devices, 65, pp. 860\u2013866, (2018).","DOI":"10.1109\/TED.2018.2793853"},{"key":"11293_CR10","doi-asserted-by":"publisher","unstructured":"K. H. Teo, Y. Zhang, N. Chowdhury, S. Rakheja, R. Ma, Q. Xie, E. Yagyu, K. Yamanaka, K. Li, & T. Palacios (2021). Emerging GaN technologies for power, RF, digital, and quantum computing applications: Recent advances and prospects J. Appl. Phys., vol. 130, no. 16, Art. no. 160902, https:\/\/doi.org\/10.1063\/5.0061555.","DOI":"10.1063\/5.0061555"},{"key":"11293_CR11","doi-asserted-by":"publisher","unstructured":"Q. Xie, N. Chowdhury, A. Zubair, M. S. Lozano, J. Lemettinen, M. Colangelo, O. Medeiros, I. Charaev, K. K. Berggren, P. Gumann, D. Pfeiffer, & T. Palacios (2021). NbN- gated GaN transistor technology for applications in quantum computing systems, in Proc. Symp. VLSI Technol., pp. 1\u20132, https:\/\/doi.org\/10.1088\/1361-6463\/aaaf9d.","DOI":"10.1088\/1361-6463\/aaaf9d"},{"key":"11293_CR12","doi-asserted-by":"publisher","unstructured":"H Amano, Y. Baines, E. Beam, M. Borga, T. Bouchet, P. R. Chalker, M. Charles, K. J. Chen, N. Chowdhury, R. Chu, C. De Santi, M. M. De Souza, S. Decoutere, L. Di Cioccio, B. Eckardt, T. Egawa, P. Fay, J. J. Freedsman, L. Guido, O. H\u00e4berlen, G. Haynes, T. Heckel, D. Hemakumara, P. Houston, J. Hu, M. Hua, Q. Huang, A. Huang, S. Jiang, H. Kawai, D. Kinzer, M. Kuball, A. Kumar, K. B. Lee, X. Li, D. Marcon, M. M\u00e4rz, R. McCarthy, G. Meneghesso, M. Meneghini, E. Morvan, A. Nakajima, E. M. S. Narayanan, S. Oliver, T. Palacios, D. Piedra, M. Plissonnier, R. Reddy, M. Sun, I. Thayne, A. Torres, N. Trivellin, V. Unni, M. J. Uren, M. Van Hove, D. J. Wallis, J. Wang, J. Xie, S. Yagi, S. Yang, C. Youtsey, R. Yu, E. Zanoni, S. Zeltner, & Y. Zhang (2018). The 2018 GaN power electronics roadmap J. Phys. D, Appl. Phys., vol. 51, Art. no. 163001, https:\/\/doi.org\/10.1088\/1361-6463\/aaaf9d.","DOI":"10.1088\/1361-6463\/aaaf9d"},{"key":"11293_CR13","doi-asserted-by":"crossref","unstructured":"T.P. chow and R. Tyagi (1994). wide bandgap compound semiconductors for superior high-voltage unipolar power devices IEEE Trans. Electron Devices, vol. 41, no.8, pp. 1481\u20131483.","DOI":"10.1109\/16.297751"},{"key":"11293_CR14","doi-asserted-by":"crossref","unstructured":"S. Takagi, & M. Takenaka (2012). High mobility CMOS technologies using III-V\/Ge channels on si platform in proc. 13th int. conf. ULIS, pp. 1\u20134.","DOI":"10.1109\/ULIS.2012.6193342"},{"key":"11293_CR15","first-page":"225531","volume":"17","author":"T Palacios","year":"2021","unstructured":"T. Palacios, N. Chowdhury, & Q. Xie (2021). Semiconductor device with linear parasitic capacitance U.S. Patent 17 225531.","journal-title":"Patent"},{"issue":"10","key":"11293_CR16","doi-asserted-by":"publisher","first-page":"4010","DOI":"10.1109\/TED.2020.3010471","volume":"67","author":"SJ Bader","year":"2020","unstructured":"S. J. Bader, H. Lee, R. Chaudhuri, S. Huang, A. Hickman, A. Molnar, H. G. Xing, D. Jena, H. W. Then, N. Chowdhury, & T. Palacios (2020). Prospects for wide bandgap and ultrawide bandgap CMOS devices. Ieee Transactions on Electron Devices, 67, 10, 4010\u20134020, doi: https:\/\/doi.org\/10.1109\/TED.2020.3010471.","journal-title":"Ieee Transactions on Electron Devices"},{"issue":"3","key":"11293_CR17","doi-asserted-by":"publisher","first-page":"269","DOI":"10.1109\/LED.2016.2515103","volume":"37","author":"R Chu","year":"2016","unstructured":"R. Chu, Y. Cao, M. Chen, R. Li, & D. Zehnder (2016). An experimental demonstration of GaN CMOS technology. Ieee Electron Device Letters, 37, 3, 269\u2013271, doi: https:\/\/doi.org\/10.1109\/LED.2016.2515103.","journal-title":"Ieee Electron Device Letters"},{"key":"11293_CR18","doi-asserted-by":"crossref","unstructured":"Ki-Sik Im et. al Heterojunction-free GaN Nanochannel FinFETs with high performance, IEEE electron device letters, vol. 34, no. 3, pp. 381\u2013383, (march 2013).","DOI":"10.1109\/LED.2013.2240372"},{"key":"11293_CR19","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2024.3375856","author":"JH Hsia","year":"2024","unstructured":"Hsia, J. H. (2024). First demonstration of optically-controlled Vertical GaN finFET for Power Applications. IEEE Electron Device Letters. https:\/\/doi.org\/10.1109\/LED.2024.3375856.","journal-title":"IEEE Electron Device Letters"},{"key":"11293_CR20","doi-asserted-by":"publisher","first-page":"181101","DOI":"10.1063\/5.0061354","volume":"130","author":"M Meneghini","year":"2021","unstructured":"Meneghini, M. (2021). GaN-based power devices: Physics, reliability, and perspectives. Journal of Applied Physics, 130, 181101.","journal-title":"Journal of Applied Physics"},{"key":"11293_CR21","first-page":"100079","volume":"5","author":"VS Rajawat","year":"2023","unstructured":"Rajawat, V. S., Choudhary, B., & Kumar, A. (2023). Impact on DC and analog\/RF performances of SOI based GaN FinFET considering high-k gate oxide memories-materials. Devices Circuits and Systems, 5, 100079.","journal-title":"Devices Circuits and Systems"},{"key":"11293_CR22","doi-asserted-by":"publisher","unstructured":"Rajawat, V. S., Choudhary, B., Kumar, A., High-k, & SOI GaN FinFET for High Power and High Frequency Applications IEEE International Conference of Electron Devices Society Kolkata. (2022). Chapter (EDKCON), Kolkata, India, 2022, pp. 386\u2013390, https:\/\/doi.org\/10.1109\/EDKCON56221.2022.10032945.","DOI":"10.1109\/EDKCON56221.2022.10032945"},{"key":"11293_CR23","doi-asserted-by":"crossref","unstructured":"Tayal, S., & Nandi, A. (2018). Interfacial layer dependence of high-k gate stack based conventional trigate FinFET concerning analog\/RF performance, Proc. 4th Int. Conf. Devices, Circuits Syst. ICDCS 305\u2013308.","DOI":"10.1109\/ICDCSyst.2018.8605172"},{"key":"11293_CR24","doi-asserted-by":"publisher","unstructured":"Mohapatra SK, Pradhan KP, Singh D, & Sahu PK (2015). The role of geometry parameters and Fin aspect ratio of sub-20nm SOIFinFET: An analysis towards analog and RF circuit design. IEEE Trans Nanotechnol 14:546\u2013554. https:\/\/doi.org\/10.1109\/TNANO. 2015.2415555.","DOI":"10.1109\/TNANO"},{"key":"11293_CR25","doi-asserted-by":"publisher","unstructured":"Coquand R, Jaud MA, Rozeau O, ElOudrhiri AI, Martinie S, Triozon F, Pons N, Barraud S, Monfray S, Boeuf F, Ghibaudo G, & Faynot O (2013). Comparative simulation of TriGate and FinFET on SOI: Evaluating a multiple threshold voltage strategy on triple gate devices. IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference 13\u201314. https:\/\/doi.org\/10.1109\/S3S.2013.6716523.","DOI":"10.1109\/S3S.2013.6716523"},{"key":"11293_CR26","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1007\/978-981-16-1570-2_6","volume":"755","author":"B Kumar","year":"2021","unstructured":"Kumar B, & Chaujar R (2021). Fin aspect ratio optimization of novel Junctionless Gate Stack Gate All around (GS-GAA) FinFET for Analog\/RF applications. Microelectronics, circuits and systems. Lect Notes Electr Eng 755:59\u201367. https:\/\/doi.org\/10.1007\/978-981-16-1570-2_6.","journal-title":"Lect Notes Electr Eng"},{"key":"11293_CR27","doi-asserted-by":"publisher","unstructured":"Biswas K, & Sarkar CK (2018). Optimizing fin aspect ratio of junctionless bulk FinFET for application in Analog\/RF circuit. IEEE Electron Devices Kolkata Conf, 591\u2013595. https:\/\/doi.org\/10.1109\/edkcon.2018.8770515.","DOI":"10.1109\/edkcon.2018.8770515"},{"key":"11293_CR28","doi-asserted-by":"publisher","first-page":"723","DOI":"10.1109\/TNANO.2006.885035","volume":"5","author":"Y Liu","year":"2006","unstructured":"Liu, Y., Kijima, K., Sugimata, S., Masahara, E., Endo, M., Matsukawa, T., Ishii, K., Sakamoto, K., Sekigawa, T., Yamauchi, H., Takanashi, Y., & Suzuki, E. (2006). Investigation of the TiN gate electrode with tunable work function and its application for FinFET fabrication. Ieee Transactions on Nanotechnology, 5, 723\u2013728. https:\/\/doi.org\/10.1109\/TNANO.2006.885035.","journal-title":"Ieee Transactions on Nanotechnology"},{"key":"11293_CR29","unstructured":"Sj\u00f6blom G (2006). Metal gate technology for advanced CMOS devices, Ph.D. dissertation Dept. Engg. Sci., Uppsala Univ., Sweden."},{"key":"11293_CR30","unstructured":"I., & SILVACO, ATLAS User\u2019s Manual, Santa Clara, CA, Ver, vol. 5, (2011)."},{"key":"11293_CR31","doi-asserted-by":"publisher","first-page":"19020405","DOI":"10.33079\/jomm.19020405","volume":"2","author":"Enming Shang","year":"2019","unstructured":"Enming Shang, et al., The Effect of Fin structure in 5 nm FinFET Technology. J Microelectron Manuf 2, 19020405 (2019). doi: https:\/\/doi.org\/10.33079\/jomm.19020405.","journal-title":"J Microelectron Manuf"},{"key":"11293_CR32","doi-asserted-by":"publisher","unstructured":"Kumar, S. P. et.al, Device linearity and intermodulation distortion comparision of dual material gate and conventional AlGaN\/GaN high electron mobility transistor. Microelectronics Reliability 51:587\u2013596. https:\/\/doi.org\/10.1016\/j.microrel.2010.09.033.","DOI":"10.1016\/j.microrel.2010.09.033"},{"key":"11293_CR33","doi-asserted-by":"publisher","unstructured":"Kumar, B., & Chaujar, R. (2022). Numerical study of JAM-GS-GAA FinFET: A fin aspect ratio optimization for upgraded analog and intermodulation distortion performance, Silicon 14:309\u2013321. https:\/\/doi.org\/10.1007\/s12633-021-01395-8.","DOI":"10.1007\/s12633-021-01395-8"},{"key":"11293_CR34","doi-asserted-by":"publisher","unstructured":"Kumar, A. et.al, Reliability issues of In2O5Sn gate electrode recessed channel MOSFET: Impact of interface trap charges and temperature. Ieee Transactions on Electron Devices 65:860\u2013866. https:\/\/doi.org\/10.1109\/TED.2018.2793853.","DOI":"10.1109\/TED.2018.2793853"},{"key":"11293_CR35","doi-asserted-by":"publisher","unstructured":"Dutta, A. et.al, Analysis of harmonic distortion in asymmetric underlap DG-MOSFET with high-k spacer. Microelectronics Reliability 54:1125\u20131132. https:\/\/doi.org\/10.1016\/j.microrel.2013.12.001.","DOI":"10.1016\/j.microrel.2013.12.001"},{"key":"11293_CR36","doi-asserted-by":"publisher","unstructured":"Cerdeira, A. et.al, Integral function method for determination of nonlinear harmonic distortion. Solid State Electronics 48: 2225\u20132234. https:\/\/doi.org\/10.1016\/j.sse.2004.06.001.","DOI":"10.1016\/j.sse.2004.06.001"},{"key":"11293_CR37","doi-asserted-by":"publisher","unstructured":"Doria, R. T. et.al, Harmonic distortion analysis of double gate graded-channel MOSFETs operating in saturation. Microelectronics J 39:1663\u20131670. https:\/\/doi.org\/10.1016\/j.mejo.2008.02.006.","DOI":"10.1016\/j.mejo.2008.02.006"},{"key":"11293_CR38","doi-asserted-by":"crossref","unstructured":"Kumar, A. (2022). Comprehensive Power Gain Assessment of GaN- SOI-FinFET for Improved RF\/Wireless Performance Using TCAD, Micromachines 13, 1418.","DOI":"10.3390\/mi13091418"}],"container-title":["Wireless Personal Communications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-024-11293-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11277-024-11293-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11277-024-11293-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T20:46:07Z","timestamp":1719866767000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11277-024-11293-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5]]},"references-count":38,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2024,5]]}},"alternative-id":["11293"],"URL":"https:\/\/doi.org\/10.1007\/s11277-024-11293-y","relation":{},"ISSN":["0929-6212","1572-834X"],"issn-type":[{"value":"0929-6212","type":"print"},{"value":"1572-834X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,5]]},"assertion":[{"value":"8 June 2024","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"25 June 2024","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors state that none of their known financial conflicts or interpersonal connections might have had an impact on the work presented in this paper.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}