{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T12:48:05Z","timestamp":1740142085841,"version":"3.37.3"},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2022,9,6]],"date-time":"2022-09-06T00:00:00Z","timestamp":1662422400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,9,6]],"date-time":"2022-09-06T00:00:00Z","timestamp":1662422400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Innovations Syst Softw Eng"],"published-print":{"date-parts":[[2024,9]]},"DOI":"10.1007\/s11334-022-00479-x","type":"journal-article","created":{"date-parts":[[2022,9,6]],"date-time":"2022-09-06T21:05:50Z","timestamp":1662498350000},"page":"485-498","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Power-aware partitioning and test time reduction for 3D-SoC"],"prefix":"10.1007","volume":"20","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8934-0391","authenticated-orcid":false,"given":"Sabyasachee","family":"Banerjee","sequence":"first","affiliation":[]},{"given":"Subhashis","family":"Majumder","sequence":"additional","affiliation":[]},{"given":"Bhargab B.","family":"Bhattacharya","sequence":"additional","affiliation":[]},{"given":"Debesh K.","family":"Das","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,9,6]]},"reference":[{"key":"479_CR1","unstructured":"Itc 2002 SOC benchmarking initiative. http:\/\/itc02socbenchm.pratt.duke.edu\/"},{"key":"479_CR2","doi-asserted-by":"publisher","first-page":"175","DOI":"10.1109\/92.585217","volume":"5","author":"Richard M Chou","year":"1997","unstructured":"Chou Richard M, Saluja Kewal K, Agrawal Vishwani D (1997) Scheduling tests for VLSI systems under power constraints. IEEE Trans VLSI Syst 5:175\u2013185","journal-title":"IEEE Trans VLSI Syst"},{"key":"479_CR3","unstructured":"Marinissen EJ, Goyel SK, Loucbergi M (2000) Wrapper design for embeded core test. In: Proceedings international test conference 2000, pp 911\u2013920"},{"key":"479_CR4","unstructured":"Yervant Z, Erik\u00a0Jan M, Maurice L, and Sandeep\u00a0Kumar G (2000) Wrapper design for embeded core test. In: Proceedings international test conference 2000, pp 911\u2013920"},{"key":"479_CR5","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1166\/jolpe.2012.1182","volume":"8","author":"S Rahimian","year":"2012","unstructured":"Rahimian S, Pavlidis VF, De Micheli G (2012) Inter-plane communication methods for 3-D ICs. J Low Power Electron 8:1\u201311","journal-title":"J Low Power Electron"},{"key":"479_CR6","unstructured":"3D SoC Test Benchmarks. https:\/\/www.eng.auburn.edu\/ece\/people\/skm0049\/vlsi\/3dsocbench\/flp.html"},{"key":"479_CR7","doi-asserted-by":"crossref","unstructured":"Chandran U, Zhao D (2009) Thermal driven test access routing in hyper-interconnected three-dimensional system-on-chip. In: Proceedings of defect and fault tolerance in VLSI systems, pp 410\u2013418","DOI":"10.1109\/DFT.2009.42"},{"key":"479_CR8","doi-asserted-by":"crossref","unstructured":"Wu X, Chen Y, Chakrabarty K, Xie Y (2010) Test-access mechanism optimization for core-based three-dimensional SOCS. Microelectron J, pp 601\u2013615","DOI":"10.1016\/j.mejo.2010.06.015"},{"key":"479_CR9","doi-asserted-by":"crossref","unstructured":"Banerjee Sabyasachee, Majumder Subhashis, Bhattacharya Bhargab B (2018) Test-time reduction for power-aware 3D-SoC. In: Proceeding VLSID 2018:212\u2013219","DOI":"10.1109\/VLSID.2018.45"},{"key":"479_CR10","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1016\/j.vlsi.2020.11.009","volume":"77","author":"Sabyasachee Banerjee","year":"2021","unstructured":"Banerjee Sabyasachee, Majumder Subhashis, Das Debesh K, Bhattacharya Bhargab B (2021) Fast algorithms for test optimization of core based 3d SoC. Integration 77:70\u201388","journal-title":"Integration"},{"issue":"10","key":"479_CR11","doi-asserted-by":"publisher","first-page":"1163","DOI":"10.1109\/43.875306","volume":"19","author":"K Chakrabarty","year":"2000","unstructured":"Chakrabarty K (2000) Test scheduling for core-based systems using mixed-integer linear programming. IEEE Trans Comput-Aided Des Integrated Circuits Syst 19(10):1163\u20131174","journal-title":"IEEE Trans Comput-Aided Des Integrated Circuits Syst"},{"key":"479_CR12","doi-asserted-by":"publisher","first-page":"211","DOI":"10.1023\/A:1014916913577","volume":"18","author":"V Iyengar","year":"2002","unstructured":"Iyengar V, Chakrabarty K, Marinissen EJ (2002) Test wrapper and test access mechanism co-optimization for system-on-chip. J Electron Test Theory Appl 18:211\u2013228","journal-title":"J Electron Test Theory Appl"},{"key":"479_CR13","doi-asserted-by":"crossref","unstructured":"Pradhan M, Giri C, Rahaman H, Das DK (2014) Optimizing test time for core-based 3-d integrated circuits by a technique of bi-partitioning. In: Proceedings of the design and test symposium (EWDTS) 2014, pp 1\u20134","DOI":"10.1109\/EWDTS.2014.7027044"},{"key":"479_CR14","doi-asserted-by":"crossref","unstructured":"Iyengar, V, Chakrabarty K, Marinissen EJ (2002) On using rectangle packing for SoC Wrapper\/TAM co-optimization. In: Proceedings 20th IEEE VLSI test symposium, pp 253\u2013258","DOI":"10.1109\/VTS.2002.1011146"},{"key":"479_CR15","unstructured":"Huang Y, Reddy SM, Cheng WT, Reuter P, Mukherjee N, Tsai CC, Samman O, Zaidan Y. Optimal core wrapper width selection and SoC test scheduling based on 3-D bin packing algorithm. In: Proceedings of international test conference, pp 74\u201382"},{"key":"479_CR16","doi-asserted-by":"crossref","unstructured":"Roy S, Ghosh P, Rahaman H, Giri C (2014) Session based core test scheduling for minimizing the testing time of 3D SoC. In: Proceedings of the electronics and communication systems (ICECS), pp 1\u20135","DOI":"10.1109\/ECS.2014.6892674"},{"issue":"12","key":"479_CR17","doi-asserted-by":"publisher","first-page":"1517","DOI":"10.1109\/TCAD.2002.804382","volume":"21","author":"S Koranne","year":"2002","unstructured":"Koranne S (2002) Formulation of SoC test scheduling as a network transportation problem. IEEE Trans Comput-Aided Design Integr Circuits Syst 21(12):1517\u20131525","journal-title":"IEEE Trans Comput-Aided Design Integr Circuits Syst"},{"issue":"3","key":"479_CR18","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/TVLSI.2006.871757","volume":"14","author":"E Larsson","year":"2006","unstructured":"Larsson E, Fujiwara H (2006) System-on-chip test scheduling with reconfigurable core wrappers. IEEE Trans Very Large Scale Integr (VLSI) Syst 14(3):305\u2013309","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"479_CR19","doi-asserted-by":"crossref","unstructured":"Larsson E, Pouget J, Peng Z (2004) Defect-aware SoC test scheduling. In: Proceedings of the 22nd IEEE VLSI test symposium (VTS), pp 359\u2013364","DOI":"10.1109\/VTEST.2004.1299265"},{"key":"479_CR20","doi-asserted-by":"crossref","unstructured":"Zhou Q, Balakrishnan KJ (2007) Test cost reduction for SoC using a combined approach to test data compression and test scheduling. In: Proceedings of the design, automation and test in Europe conference exhibition (DATE), pp 39\u201444","DOI":"10.1109\/DATE.2007.364564"},{"key":"479_CR21","doi-asserted-by":"crossref","unstructured":"Richter M, Chakrabarty K (2012) Test pin count reduction for NoC-based test delivery in multicore SoCs. In: Processing design, automation and test in Europe conference and exhibition (DATE), pp 787\u2014792","DOI":"10.1109\/DATE.2012.6176601"},{"issue":"6","key":"479_CR22","doi-asserted-by":"publisher","first-page":"1050","DOI":"10.1109\/TVLSI.2014.2332469","volume":"23","author":"W-T Cheng","year":"2015","unstructured":"Cheng W-T, Dong Y, Gilles G, Huang Y, Janicki J, Kassab M, Mrugalski G, Mukherjee N, Rajski J, Tyszer J (2015) Scan test bandwidth management for ultralarge-scale system-on-chip architectures. IEEE Trans Very Large Scale Integr Syst 23(6):1050\u20131061","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"issue":"1","key":"479_CR23","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1007\/s10836-016-5638-5","volume":"33","author":"Breeta SenGupta","year":"2017","unstructured":"SenGupta Breeta, Nikolov Dimitar, Ingelsson Urban, Larsson Erik (2017) Test planning for core-based integrated circuits under power constraints. J Electron Test 33(1):7\u201323","journal-title":"J Electron Test"},{"key":"479_CR24","volume-title":"Multi-objective optimization using evolutionary algorithms","author":"Kalyanmoy Deb","year":"2001","unstructured":"Deb Kalyanmoy (2001) Multi-objective optimization using evolutionary algorithms. Wiley, Chichester"},{"key":"479_CR25","doi-asserted-by":"crossref","unstructured":"Weerasekera R, Zheng L, Pamunuwa D, Tenhunen H (2007) Extending systems-on-chip to the third dimension: performance, cost and technological tradeoffs. In: Proceedings of international conference on computer-aided design, pp 212\u2013219","DOI":"10.1109\/ICCAD.2007.4397268"},{"key":"479_CR26","doi-asserted-by":"crossref","unstructured":"Hussin FA, Yu TE, Yoneda T, Fujiwara H (2010) RedSOCs-3D: thermal-safe test scheduling for 3D-stacked SOC. In: Proceedings of IEEE Asia Pacific conference on circuits and systems, pp 1\u20134","DOI":"10.1109\/APCCAS.2010.5774922"},{"issue":"4","key":"479_CR27","first-page":"1","volume":"5","author":"I Rawat","year":"2015","unstructured":"Rawat I, Gupta MK, Singh V (2015) Parallel test scheduling of 3D stacked SoCs with temperature and time constraints. IOSR J VLSI Signal Process 5(4):1\u201313","journal-title":"IOSR J VLSI Signal Process"}],"container-title":["Innovations in Systems and Software Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11334-022-00479-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11334-022-00479-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11334-022-00479-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,30]],"date-time":"2024-07-30T10:12:57Z","timestamp":1722334377000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11334-022-00479-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9,6]]},"references-count":27,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2024,9]]}},"alternative-id":["479"],"URL":"https:\/\/doi.org\/10.1007\/s11334-022-00479-x","relation":{},"ISSN":["1614-5046","1614-5054"],"issn-type":[{"type":"print","value":"1614-5046"},{"type":"electronic","value":"1614-5054"}],"subject":[],"published":{"date-parts":[[2022,9,6]]},"assertion":[{"value":"15 June 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 August 2022","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 September 2022","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"There is no conflict of interest in this article.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}