{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,11]],"date-time":"2025-04-11T05:10:59Z","timestamp":1744348259986},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2005,3,1]],"date-time":"2005-03-01T00:00:00Z","timestamp":1109635200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Comput Sci Technol"],"published-print":{"date-parts":[[2005,3]]},"DOI":"10.1007\/s11390-005-0201-3","type":"journal-article","created":{"date-parts":[[2005,4,19]],"date-time":"2005-04-19T08:09:59Z","timestamp":1113898199000},"page":"201-209","source":"Crossref","is-referenced-by-count":9,"title":["Test Resource Partitioning Based on Efficient Response Compaction for Test Time and Tester Channels Reduction"],"prefix":"10.1007","volume":"20","author":[{"given":"Yin-He","family":"Han","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiao-Wei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hua-Wei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anshuman","family":"Chandra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"CR1","doi-asserted-by":"crossref","unstructured":"Mitra S, Kim K S. X-compact: An efficient response compaction technique for test cost reduction. In Proc. International Test Conference, Baltimore, USA, 2002, pp.311?320.","DOI":"10.1109\/TEST.2002.1041774"},{"issue":"9","key":"CR2","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1109\/54.953275","volume":"18","author":"A Chandra","year":"2001","unstructured":"Chandra A, Chakrabarty K. Test resource partitioning for SoCs. IEEE Design & Test of Computers, 2001, 18(9): 80?91.","journal-title":"IEEE Design & Test of Computers"},{"key":"CR3","doi-asserted-by":"crossref","unstructured":"Reda S, Orailoglu A. Reducing test application time through test data mutation encoding. In Proc. Design of Automation and Test in Europe (DATE), Paris, France, 2002, pp.387?393.","DOI":"10.1109\/DATE.2002.998303"},{"key":"CR4","doi-asserted-by":"crossref","unstructured":"Volkerink E H, Khoche A, Mitra S. Packet-based input test data compression techniques. In Proc. Int. Test Conference, Baltimore, USA, 2002, pp.154?163.","DOI":"10.1109\/TEST.2002.1041756"},{"key":"CR5","doi-asserted-by":"crossref","unstructured":"Nourani M, Chin J. Testing high-speed SoCs using low-speed ATEs. In Proc. VLSI Test Symposium, Monterey, USA, 2002, pp.133?138.","DOI":"10.1109\/VTS.2002.1011124"},{"key":"CR6","unstructured":"Saluja K K, Karpovsky M. Testing computer hardware through data compression in space and time. In Proc. Int. Test Conference, Philadelphia, USA, 1983, pp.83?88."},{"issue":"10","key":"CR7","doi-asserted-by":"crossref","first-page":"1171","DOI":"10.1109\/TCAD.2002.802275","volume":"21","author":"B B Bhattacharya","year":"2002","unstructured":"Bhattacharya B B, Dmitriev A, Goessel M, Chakrabarty K. Synthesis of single-output space compactor for scan-based sequential circuits. IEEE Trans. CAD & CS, 2002, 21(10): 1171?1179.","journal-title":"IEEE Trans. CAD & CS"},{"issue":"11","key":"CR8","doi-asserted-by":"crossref","first-page":"1171","DOI":"10.1109\/12.736427","volume":"47","author":"K Chakrabarty","year":"1998","unstructured":"Chakrabarty K, Murray B T, Hayes J P. Optimal zero-aliasing space compaction of test response. IEEE Trans. Computers, 1998, 47(11): 1171?1187.","journal-title":"IEEE Trans. Computers"},{"issue":"3","key":"CR9","first-page":"290","volume":"6","author":"Y K Li","year":"2002, 1998","unstructured":"Li Y K, Robinson J P. Space compression methods with output data modification. IEEE Trans. CAD & CS, 2002, 1998, 6(3): 290?294.","journal-title":"IEEE Trans. CAD & CS"},{"issue":"12","key":"CR10","doi-asserted-by":"crossref","first-page":"1393","DOI":"10.1109\/12.545969","volume":"45","author":"A Ivanov","year":"1996","unstructured":"Ivanov A, Tsuji B, Zorian Y. Programmable space compactors for BIST. IEEE Trans. Computers, 1996, 45(12): 1393?1405.","journal-title":"IEEE Trans. Computers"},{"issue":"5","key":"CR11","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1109\/MDT.2002.1033794","volume":"19","author":"C Barnhart","year":"2002","unstructured":"Barnhart C, Brunkhorst V, Distler F, et al. Extending OPMISR beyond 10\u00d7 scan test efficiency. IEEE Design & Test of Computers, 2002, 19(5): 65?73.","journal-title":"IEEE Design & Test of Computers"},{"key":"CR12","doi-asserted-by":"crossref","unstructured":"Wohl P, Waicukauski J A, Williams T W. Design of compactors for signature-analyzers in Built-In Self-Test. In Proc. Int. Test Conference, Baltimore, USA, 2001, pp.54?63.","DOI":"10.1109\/TEST.2001.966618"},{"key":"CR13","doi-asserted-by":"crossref","unstructured":"Rajski J, Tyszer J, Wang C, Reddy S M. Convolutional compaction of test response. In Proc. Int. Test Conference, Charlotte, USA, 2003, pp.745?754","DOI":"10.1109\/TEST.2003.1270904"},{"key":"CR14","doi-asserted-by":"crossref","unstructured":"Wohl P, Waicukauski J A, Patel S, Maston G. Effective diagnostics through interval unloads in a BIST environment. In Proc. Design Automation Conference, New Orleans, USA, 2002, pp.249?254.","DOI":"10.1145\/513918.513984"},{"key":"CR15","unstructured":"Brualdi R A. Introductory Combinatorics. Third Edition. Pearson Education, Inc., 1999."},{"key":"CR16","unstructured":"Bardell P H, McAnney W H, Savir J. Built-In Test for VLSI: Pseudorandom Techniques. John Wiley & Sons, 1987."},{"key":"CR17","doi-asserted-by":"crossref","unstructured":"Pomerantz I, Kundu S, Reddy S M. On output response compression in the presence of unknown output values. In Proc. Design Automation Conference, New Orleans, USA, 2002, pp.255?258.","DOI":"10.1145\/513918.513985"},{"key":"CR18","unstructured":"Cullen C G. Algebra with Applications. Addison-Wesley, ISBN-0-673-99386-8, 1997."},{"key":"CR19","doi-asserted-by":"crossref","unstructured":"Hamzaoglu I, Patel J H. Test set compaction algorithms for combinational circuits. In Proc. Int. Test Conference, Washington, USA, 1998, pp.283?289.","DOI":"10.1145\/288548.288615"},{"key":"CR20","unstructured":"Lee H K, Ha D S. On the generation of test patterns for combinational circuits. Tech. Report No.12-93, Department of Electrical Engineering, Virginia Tech."}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-005-0201-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11390-005-0201-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-005-0201-3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,7]],"date-time":"2020-04-07T00:12:12Z","timestamp":1586218332000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11390-005-0201-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,3]]},"references-count":20,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2005,3]]}},"alternative-id":["201"],"URL":"https:\/\/doi.org\/10.1007\/s11390-005-0201-3","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2005,3]]}}}