{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T14:40:13Z","timestamp":1736606413770,"version":"3.32.0"},"reference-count":57,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2006,9,1]],"date-time":"2006-09-01T00:00:00Z","timestamp":1157068800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Comput Sci Technol"],"published-print":{"date-parts":[[2006,9]]},"DOI":"10.1007\/s11390-006-0631-6","type":"journal-article","created":{"date-parts":[[2006,10,15]],"date-time":"2006-10-15T10:38:59Z","timestamp":1160908739000},"page":"631-640","source":"Crossref","is-referenced-by-count":6,"title":["High Performance General-Purpose Microprocessors: Past and Future"],"prefix":"10.1007","volume":"21","author":[{"given":"Wei-Wu","family":"Hu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rui","family":"Hou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun-Hua","family":"Xiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Long-Bin","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"631_CR1","unstructured":"Divid Patterson, John Hennessy. Computer Architecture: A Quantitative Approach (the third edition). Elsevier Science Pte Ltd. 2003."},{"key":"631_CR2","unstructured":"International Technology Roadmap for Semiconductors, 2005. http:\/\/public.itrs.net\/ ."},{"issue":"9","key":"631_CR3","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/2.612245","volume":"30","author":"D Matzke","year":"Sept. 1997","unstructured":"Matzke D. Will physical scalability sabotage performance gains? Computer, Sept. 1997, 30(9): 37\u201339.","journal-title":"Computer"},{"key":"631_CR4","doi-asserted-by":"crossref","unstructured":"Hrishikesh M S et al. The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays. In Proc. the 29th ISCA, IEEE CS Press, Anchorage, Alaska, 2002, pp. 14\u201324.","DOI":"10.1109\/ISCA.2002.1003558"},{"key":"631_CR5","doi-asserted-by":"crossref","unstructured":"Kessler R. The Alpha 21264 microprocessor. IEEE Micro, March\/April 1999, 19: 2436.","DOI":"10.1109\/40.755465"},{"key":"631_CR6","unstructured":"Hinton G, Dave Sager, Mike Upton et al. The microarchitecture of the Pentium 4 processor. Intel Technology Journal, Q1, 2001."},{"key":"631_CR7","unstructured":"Huh J, Burger D, Keckler S. Exploring the design space of future CMPs. In the 10th PACT, San Francisco, September 2001, pp. 199\u2013210."},{"issue":"3","key":"631_CR8","doi-asserted-by":"crossref","first-page":"22","DOI":"10.1109\/MC.2004.1273999","volume":"37","author":"Burger Doug","year":"Mar 2004","unstructured":"Doug Burger, James R Goodman. Billion-transistor architectures: There and back again. Computer, Mar 2004, 37(3): 22\u201328.","journal-title":"Computer"},{"key":"631_CR9","doi-asserted-by":"crossref","unstructured":"Sohi G. Microprocessors \u2014 10 Years Back, 10 Years Ahead. In Conference at the Occasion of Dagstuhl\u2019s 10th Anniversary, Lecture Notes in Computer Science, Dagstuhl, 2001, pp. 209\u2013218.","DOI":"10.1007\/3-540-44577-3_14"},{"key":"631_CR10","doi-asserted-by":"crossref","unstructured":"David Brooks, Pradip Bose et al. Power-aware microarchitecture: Design and modeling challenges for next-generation microprocessors. IEEE Micro, 2000, 20(6): 26\u201344.","DOI":"10.1109\/40.888701"},{"key":"631_CR11","doi-asserted-by":"crossref","unstructured":"James Laudon. Performance\/Watt: The new server focus. In dasCMP\u201905, 2005, 33(4): 5\u201313.","DOI":"10.1145\/1105734.1105737"},{"key":"631_CR12","doi-asserted-by":"crossref","unstructured":"Theo Ungerer, Borut Robi. A survey of processors with explicit multithreading. ACM Computer, Surv. 2003: pp. 29\u201363.","DOI":"10.1145\/641865.641867"},{"issue":"1","key":"631_CR13","first-page":"4","volume":"6","author":"D Marr","year":"Feb. 2002","unstructured":"Marr D, Binns F et al. Hyper-threading technology architecture and microarchitecture. Intel Technology Journal, Feb. 2002, 6(1): 4\u201315.","journal-title":"Intel Technology Journal"},{"key":"631_CR14","doi-asserted-by":"crossref","unstructured":"Tullsen D, Eggers S, Levy H. Simultaneous multithreading: Maximizing on-chip parallelism. In the 22nd ISCA, June 1995, pp. 392\u2013403.","DOI":"10.1145\/225830.224449"},{"key":"631_CR15","doi-asserted-by":"crossref","unstructured":"Joel Tendler, Steve Dodson, Steve Fields et al. Power4 system microarchitecture. IBM Technical White Paper, October 2001.","DOI":"10.1147\/rd.461.0005"},{"key":"631_CR16","doi-asserted-by":"crossref","unstructured":"Kalla R, Sinharoy B, Tendler J. IBM POWER5 chip: A dual core multithreaded processor. In IEEE Micro, 2004, 24(2): 40\u201347.","DOI":"10.1109\/MM.2004.1289290"},{"key":"631_CR17","doi-asserted-by":"crossref","unstructured":"Barroso L et al. Piranha: A scalable architecture based on single-chip multiprocessing. In Int. Symp. Computer Architecture, 2000, pp. 165\u2013175.","DOI":"10.1145\/339647.339696"},{"key":"631_CR18","doi-asserted-by":"crossref","unstructured":"Poonacha Kongetira, Aingaran K, Olukotun K. Niagara: A 32-way multithreaded SPARC processor. IEEE Micro, Mar.\/Apr., 2005, 25(2): 21\u201329.","DOI":"10.1109\/MM.2005.35"},{"key":"631_CR19","unstructured":"Intel Pentium D Processor. Advanced Micro Devices, AMD Demonstrates Dual Core Leadership, 2004, http:\/\/www.amd.com\/ ."},{"key":"631_CR20","unstructured":"Intel Pentium D Processor. http:\/\/www.intel.com\/products\/processor\/pentium_D\/ ."},{"key":"631_CR21","unstructured":"Kevin Krewell. UltraSPARC IV mirrors predecessor: Sun builds dual-core chip in 130mm. Microprocessor Report, November 2003."},{"key":"631_CR22","unstructured":"http:\/\/www.amd.com\/us-en\/Processors\/ProductInformation\/0,30_118_8825,00.html ."},{"key":"631_CR23","doi-asserted-by":"crossref","unstructured":"Spracklen L Abraham et al. Chip multithreading: Opportunities and challenges. In The 11h HPCA, Feb. 2005, pp. 248\u2013252.","DOI":"10.1109\/HPCA.2005.10"},{"key":"631_CR24","unstructured":"McNairy C, Bhatia R. Montecito \u2014 The next product in the Itanium processor family. In Hot Chips, 16, 2004. http:\/\/www.hotchips.org\/archive\/ ."},{"key":"631_CR25","unstructured":"Kahle J A, Day M N et al. Introduction to the cell multiprocessor. IBM Journal of Research and Development, http:\/\/www.research.ibm.com\/journal\/rd\/494\/kahle.html ."},{"key":"631_CR26","doi-asserted-by":"crossref","unstructured":"Sohi G S, Breach S E, Vijaykumar T N. Multiscalar processors. In the 22nd ISCA, New York, 1995, pp. 414\u2013425.","DOI":"10.1145\/225830.224451"},{"key":"631_CR27","doi-asserted-by":"crossref","unstructured":"Sohi G S, Roth A. Speculative multithreaded processors. Computer, Apr. 2001, 34(4): 66\u201373.","DOI":"10.1109\/2.917542"},{"key":"631_CR28","doi-asserted-by":"crossref","unstructured":"Hall M W et al. Maximizing multiprocessor performance with the SUIF compiler. Computer, Dec. 1996, pp. 84\u201388.","DOI":"10.1109\/2.546613"},{"issue":"2","key":"631_CR29","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1109\/40.848474","volume":"20","author":"Hammond Lance","year":"March 2000","unstructured":"Lance Hammond, Ben Hubbert et al. The Stanford hydra CMP. IEEE MICRO Magazine, March 2000, 20(2): 71\u201384.","journal-title":"IEEE MICRO Magazine"},{"key":"631_CR30","doi-asserted-by":"crossref","unstructured":"Olukotun K, Nayfeh B A, Hammond L et al. The case for a single-chip multiprocessor. In Proc. ASPLOS-VII, October 1996, pp. 2\u201311.","DOI":"10.1145\/248208.237140"},{"key":"631_CR31","unstructured":"Zilles C. Master\/slave speculative parallelization and approximate code [Dissertation]. Computer Sciences Department, University of Wisconsin-Madison, Aug. 2002."},{"key":"631_CR32","doi-asserted-by":"crossref","unstructured":"Rotenberg E, Jacobson Q et al. Trace processors. In the 30th Int. Symp. Microarchitecture, 1997, pp. 138\u2013148.","DOI":"10.1109\/MICRO.1997.645805"},{"key":"631_CR33","doi-asserted-by":"crossref","unstructured":"Masato Edahiro, Satoshi Matsushita et al. A single-chip multiprocessor for smart terminals. IEEE Micro, 2000, 24(4): 12\u201320.","DOI":"10.1109\/MM.2000.865862"},{"key":"631_CR34","doi-asserted-by":"crossref","unstructured":"Marc Tremblay, Jeffrey Chan et al. The MAJC architecture: A synthesis of parallelism and scalability. IEEE Micro., 2000, 20(6): 12\u201325.","DOI":"10.1109\/40.888700"},{"key":"631_CR35","doi-asserted-by":"crossref","unstructured":"Sankaralingam K et al. Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture. In the 30th ISCA, San Diego, USA, 2003, pp. 422\u2013433.","DOI":"10.1145\/859666.859667"},{"issue":"7","key":"631_CR36","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1109\/MC.2004.65","volume":"37","author":"D Burger","year":"July 2004","unstructured":"Burger D, Keckler S et al. Scaling to the end of silicon with EDGE architectures. IEEE Computer., July 2004, 37(7): 44\u201355.","journal-title":"IEEE Computer"},{"key":"631_CR37","doi-asserted-by":"crossref","unstructured":"Taylor M B, Lee W, Miller J et al. Evaluation of the raw microprocessor: An exposed-wire-delay architecture for ILP and streams. In the 31st ISCA, Germany, June 19\u201323, 2004, p.2.","DOI":"10.1145\/1028176.1006733"},{"key":"631_CR38","unstructured":"Chip Multiprocessors are here, but where are the threads? Panel at ISCA 2005."},{"key":"631_CR39","doi-asserted-by":"crossref","unstructured":"Rajwar R, Goodman J R. Speculative lock elision: Enabling highly concurrent multithreaded execution. In Proc. 34th Int. Symp. Microarchitecture, Austin, Texas, 2001, pp. 294\u2013305.","DOI":"10.1109\/MICRO.2001.991127"},{"key":"631_CR40","doi-asserted-by":"crossref","unstructured":"Rajwar R, Goodman J R. Transactional lock-free execution of lock-based programs. In the 10th ASPLOS, ACM Press, San Jose, California, 2002, pp. 5\u201316.","DOI":"10.1145\/605432.605399"},{"key":"631_CR41","doi-asserted-by":"crossref","unstructured":"Bala Vasanth, E Duesterwald et al. Dynamo: A transparent dynamic optimization system. In PLDI\u201900, Canada, 2000, pp. 1\u201312.","DOI":"10.1145\/358438.349303"},{"key":"631_CR42","doi-asserted-by":"crossref","unstructured":"Dehnert J C, Grant B K et al. The transmeta code morphing software: Using speculation, recovery, and adaptive retranslation to address real-life challenges. In Proc. the Int. Symp. Code Generation and Optimization, IEEE Computer Society, San Francisco, 2003, pp. 15\u201324.","DOI":"10.1109\/CGO.2003.1191529"},{"key":"631_CR43","doi-asserted-by":"crossref","first-page":"104","DOI":"10.1109\/MM.2004.88","volume":"24","author":"Huh Jaehyuk","year":"Nov. 2004","unstructured":"Jaehyuk Huh, Doug Burger et al. Speculative incoherent cache protocols. IEEE Micro, Nov. 2004, 24: 104\u2013109.","journal-title":"IEEE Micro"},{"key":"631_CR44","doi-asserted-by":"crossref","unstructured":"Lance Hammond, Vicky Wong et al. Transactional memory coherence and consistency. In the 31st ISCA, M\u00fcnchen, Germany, June 2004, p.102.","DOI":"10.1109\/ISCA.2004.1310767"},{"key":"631_CR45","doi-asserted-by":"crossref","unstructured":"Martin M M K, Hill M D, Wood D A. Token coherence: Decoupling performance and correctness. In the 30th ISCA, San Diego, USA, June 2003, pp. 182\u2013193.","DOI":"10.1145\/859639.859640"},{"issue":"1","key":"631_CR46","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1145\/216585.216588","volume":"23","author":"W Wulf","year":"March 1995","unstructured":"Wulf W, McKee S. Hitting the memory wall: Implications of the obvious. ACM Computer Architecture News, March 1995, 23(1): 20\u201324.","journal-title":"ACM Computer Architecture News"},{"key":"631_CR47","doi-asserted-by":"crossref","unstructured":"Goodman J, Burger D, Kagi A. Memory bandwidth limitations of future microprocessors. In Int. Symp. Computer Architecture, 1996, pp. 78\u201389.","DOI":"10.1145\/232974.232983"},{"key":"631_CR48","doi-asserted-by":"crossref","unstructured":"Collins J D, Tullsen D M et al. Dynamic speculative precomputation. In the 34th ACM\/IEEE Int. Symp. Microarchitecture, 2001, pp. 306\u2013317.","DOI":"10.1109\/MICRO.2001.991128"},{"key":"631_CR49","unstructured":"Jiwei Lu, Abhinav Das et al. Dynamic helper threaded prefetching on the Sun UltraSPARC CMP processor. In the 38th Micro., Oct. 2005, pp. 180\u2013190."},{"key":"631_CR50","doi-asserted-by":"crossref","unstructured":"Dhruba Chandra, Fei Guo et al. Predicting inter-thread cache contention on a chip multi-processor architecture. HPCA-11. San Francisco, February 2005, pp. 340\u2013351.","DOI":"10.1109\/HPCA.2005.27"},{"key":"631_CR51","doi-asserted-by":"crossref","unstructured":"Sundaramoorthy K, Purser Z, Rotenberg E. Slipstream processors: Improving both performance and fault tolerance. In Proc. the 9th ASPLOS, Cambridge, USA, 2000, pp. 257\u2013268.","DOI":"10.1145\/356989.357013"},{"key":"631_CR52","doi-asserted-by":"crossref","unstructured":"Austin T M. Diva: A reliable substrate for deep submicron microarchitecture design. In Proc. 32nd Int. Symp. Microarchitecture, Haifa, Israel, 1999, pp. 196\u2013207.","DOI":"10.1109\/MICRO.1999.809458"},{"key":"631_CR53","doi-asserted-by":"crossref","unstructured":"Gomaa M, Scarbrough C et al. Transient-fault recovery for chip multiprocessors. In the 30th ISCA, San Diego, 2003, pp. 98\u2013109.","DOI":"10.1145\/859630.859631"},{"key":"631_CR54","doi-asserted-by":"crossref","unstructured":"Rakesh Kumar, Victor Zyuban, Dean M Tullsen. Interconnections in multi-core architectures: Understanding mechanisms, overheads and scaling. In the 32nd ISCA, Wisconsin, USA, 2005, pp. 408\u2013419.","DOI":"10.1145\/1080695.1070004"},{"key":"631_CR55","doi-asserted-by":"crossref","unstructured":"Rakesh Kumar, Dean Tullsen et al. Heterogeneous chip multiprocessors. IEEE Computer. November 2005, 38(11): 32\u201338.","DOI":"10.1109\/MC.2005.379"},{"key":"631_CR56","unstructured":"Weiwu Hu, Zhimin Tang. Microarchitecture design of the Godson-1 processor. Chinese Journal of Computers, April 2003, pp. 385\u2013396. (in Chinese)"},{"key":"631_CR57","unstructured":"Weiwu Hu, Fuxin Zhang, Zu-Song Li. Microarchitecture of the Godson-2 processor. J. Comput. Sci. Technol., 2005, 20(2): 243\u2013249."}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-006-0631-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11390-006-0631-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-006-0631-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T14:15:10Z","timestamp":1736604910000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11390-006-0631-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,9]]},"references-count":57,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2006,9]]}},"alternative-id":["631"],"URL":"https:\/\/doi.org\/10.1007\/s11390-006-0631-6","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"type":"print","value":"1000-9000"},{"type":"electronic","value":"1860-4749"}],"subject":[],"published":{"date-parts":[[2006,9]]}}}