{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T04:10:33Z","timestamp":1648872633226},"reference-count":15,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2006,11,1]],"date-time":"2006-11-01T00:00:00Z","timestamp":1162339200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Comput Sci Technol"],"published-print":{"date-parts":[[2006,11]]},"DOI":"10.1007\/s11390-006-0907-x","type":"journal-article","created":{"date-parts":[[2006,12,22]],"date-time":"2006-12-22T01:26:24Z","timestamp":1166750784000},"page":"907-912","source":"Crossref","is-referenced-by-count":7,"title":["Test Time Minimization for Hybrid BIST of Core-Based Systems"],"prefix":"10.1007","volume":"21","author":[{"given":"Gert","family":"Jervan","sequence":"first","affiliation":[]},{"given":"Petru","family":"Eles","sequence":"additional","affiliation":[]},{"given":"Zebo","family":"Peng","sequence":"additional","affiliation":[]},{"given":"Raimund","family":"Ubar","sequence":"additional","affiliation":[]},{"given":"Maksim","family":"Jenihhin","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"11","key":"907_CR1","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/2.544235","volume":"29","author":"B T Murray","year":"Nov. 1996","unstructured":"Murray B T, Hayes J P. Testing ICs: Getting to the core of the problem. IEEE Computer, Nov. 1996, 29(11): 32\u201339.","journal-title":"IEEE Computer"},{"key":"907_CR2","doi-asserted-by":"crossref","unstructured":"Garg M, Basu A, Wilson T C et al. A new test scheduling algorithm for VLSI systems. In Proc. CSI\/IEEE Symposium on VLSI Design, New Delhi, 1991, pp.148\u2013153.","DOI":"10.1109\/ISVD.1991.185108"},{"key":"907_CR3","doi-asserted-by":"crossref","unstructured":"Zorian Y. A distributed BIST control scheme for complex VLSI devices. In Proc. IEEE VLSI Test Symposium (VTS\u201993), Atlantic City, NJ, 1993, pp.4\u20139.","DOI":"10.1109\/VTEST.1993.313316"},{"issue":"2","key":"907_CR4","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1109\/92.585217","volume":"5","author":"R Chou","year":"June 1997","unstructured":"Chou R, Saluja K, Agrawal V. Scheduling tests for VLSI systems under power constraints. IEEE Trans. VLSI Systems, June 1997, 5(2): 175\u2013185.","journal-title":"IEEE Trans. VLSI Systems"},{"key":"907_CR5","doi-asserted-by":"crossref","unstructured":"Chakrabarty K. Test scheduling for core-based systems. In Proc. IEEE\/ACM Int. Conf. Computer Aided Design (ICCAD\u201999), San Jose, CA, 1999, pp.391\u2013394.","DOI":"10.1109\/ICCAD.1999.810681"},{"key":"907_CR6","doi-asserted-by":"crossref","unstructured":"Sugihara M, Date H, Yasuura H. Analysis and minimization of test time in a combined BIST and external test approach. In Proc. Design, Automation & Test in Europe Conference (DATE 2000), Paris, 2000, pp.134\u2013140.","DOI":"10.1145\/343647.343719"},{"key":"907_CR7","doi-asserted-by":"crossref","unstructured":"Muresan V, Wang X, Muresan V et al. A comparison of classical scheduling approaches in power-constrained block-test scheduling. In Proc. IEEE Int. Test Conference (ITC\u20192000), Atlantic City, NJ, 2000, pp.882\u2013891.","DOI":"10.1109\/TEST.2000.894299"},{"issue":"10","key":"907_CR8","doi-asserted-by":"crossref","first-page":"1163","DOI":"10.1109\/43.875306","volume":"19","author":"K Chakrabarty","year":"Oct. 2000","unstructured":"Chakrabarty K. Test scheduling for core-based systems using mixed-integer linear programming. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Oct. 2000, 19(10): 1163\u20131174.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"4\/5","key":"907_CR9","first-page":"385","volume":"18","author":"E Larsson","year":"Aug. 2002","unstructured":"Larsson E, Peng Z. An integrated framework for the design and optimization of SoC test solutions. Journal of Electronic Testing; Theory and Applications (JETTA), Special Issue on Plug-and-Play Test Automation for System-on-a-Chip, Aug. 2002, 18(4\/5): 385\u2013400.","journal-title":"Journal of Electronic Testing; Theory and Applications (JETTA), Special Issue on Plug-and-Play Test Automation for System-on-a-Chip"},{"key":"907_CR10","doi-asserted-by":"crossref","unstructured":"Zorian Y, Marinissen E J, Dey S. Testing embedded core-based system chips. In Proc. IEEE Int. Test Conf. (ITC\u201998), Washington DC, 1998, pp.130\u2013143.","DOI":"10.1109\/TEST.1998.743146"},{"key":"907_CR11","doi-asserted-by":"crossref","unstructured":"Jervan G, Peng Z, Ubar R. Test cost minimization for hybrid BIST. In Proc. IEEE Int. Symp. Defect and Fault Tolerance in VLSI Systems (DFT\u201900), Yamanashi, 2000, pp.283\u2013291.","DOI":"10.1109\/DFTVS.2000.887168"},{"key":"907_CR12","doi-asserted-by":"crossref","unstructured":"Jervan G, Peng Z, Ubar R, Kruus H. A hybrid BIST architecture and its optimization for SoC testing. In Proc. IEEE 3rd Int. Symp. Quality Electronic Design (ISQED\u201902), San Jose, CA, 2002, pp.273\u2013279.","DOI":"10.1109\/ISQED.2002.996750"},{"key":"907_CR13","unstructured":"Ubar R, Jervan G, Peng Z et al. Fast test cost calculation for hybrid BIST in digital systems. Euromicro Symp. Digital Systems Design, Warsaw, 2001, pp.318\u2013325."},{"issue":"4","key":"907_CR14","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1109\/40.612211","volume":"17","author":"D Flynn","year":"1997","unstructured":"Flynn D. AMBA: Enabling reusable on-chip designs. IEEE Micro, 1997, 17(4): 20\u201327.","journal-title":"IEEE Micro"},{"key":"907_CR15","doi-asserted-by":"crossref","unstructured":"Jervan G, Eles P, Peng Z et al. Test time minimization for hybrid BIST of core-based systems. Asian Test Symposium, Xian, 2003, pp.318\u2013323.","DOI":"10.1109\/ATS.2003.1250830"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-006-0907-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11390-006-0907-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-006-0907-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T10:32:37Z","timestamp":1559385157000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11390-006-0907-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,11]]},"references-count":15,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2006,11]]}},"alternative-id":["907"],"URL":"https:\/\/doi.org\/10.1007\/s11390-006-0907-x","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2006,11]]}}}